参数资料
| 型号： | SY58025UMG TR |
| 厂商： | Micrel Inc |
| 文件页数： | 7/11页 |
| 文件大小： | 0K |
| 描述： | IC MUX DUAL 2:1 CML PREC 32-MLF |
| 标准包装： | 1,000 |
| 系列： | SY58 |
| 类型： | 多路复用器 |
| 电路： | 1 x 2:1 |
| 独立电路： | 2 |
| 电压电源： | 单电源 |
| 电源电压： | 3 V ~ 3.6 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 32-VFQFN 裸露焊盘，32-MLF? |
| 供应商设备封装： | 32-MLF?（5x5） |
| 包装： | 带卷 (TR) |
| 其它名称： | SY58025UMGTR SY58025UMGTR-ND |
5
Precision Edge
SY58025U
Micrel, Inc.
M9999-082707
hbwhelp@micrel.com or (408) 955-1690
VCC = 2.5V ±5% or 3.3V ±10%; TA= –40°C to +85°C; RL = 100 across each output pair, or equivalent, unless otherwise stated.
Symbol
Parameter
Condition
Min
Typ
Max
Units
fMAX
Maximum Operating Frequency
NRZ Data
10.7
Gbps
VOUT 200mV
Clock
6
GHz
tpd
Propagation Delay
IN-to-Q
140
290
ps
SEL-to-Q
100
400
ps
tSKEW
Input-to-Input Skew (Within-Bank)
Note 9
315
ps
Bank-to-Bank Skew
Note 10
520
ps
Part-to-Part Skew
Note 11
100
ps
tJITTER
Data
Random Jitter (RJ)
Note 12
1psRMS
Deterministic Jitter (DJ)
Note 13
10
psPP
Clock
Cycle-to-Cycle Jitter
Note 14
1psRMS
Total Jitter (TJ)
Note 15
10
psPP
Crosstalk-Induced Jitter
Channel-to-Channel
Note 16, Within-bank.
0.7
psRMS
tr, tf
Output Rise/Fall Time 20% to 80%
At full swing.
20
50
70
ps
Notes:
8. High-speed AC parameters are guaranteed by design and characterization. VIN swing 100mV unless otherwise noted.
9. Input-to-input skew is the difference in time between two inputs to the output within a bank.
10. Bank-to-bank skew is the difference in time from input to the output between bank.
11. Part-to-part skew is defined for two parts with identical power supply voltages at the same temperature and with no skew of the edges at the
respective inputs.
12. Random jitter is measured with a K28.7 comma detect character pattern, measured at 10.7Gbps and 2.5Gbps/3.2Gbps.
13. Deterministic jitter is measured at 2.5Gbps/3.2Gbps, with both K28.5 and 223–1 PRBS pattern
14. Cycle-to-cycle jitter definition: the variation of periods between adjacent cycles, Tn–Tn–1 where T is the time between rising edges of the output
signal.
15. Total jitter definition: with an ideal clock input of frequency - fMAX, no more than one output edge in 10
12 output edges will deviate by more than the
specified peak-to-peak jitter value.
16. Crosstalk is measured at the output while applying two similar frequencies that are asynchronous with respect to each other at the inputs.
AC ELECTRICAL CHARACTERISTICS(8)
TRUTH TABLES
INA0
/INA0
INA1
/INA1
SELA
QA
/QA
01
X
0
1
10
X
0
1
0
XX
0
1
0
1
XX
1
0
1
0
INB0
/INB0
INB1
/INB1
SELB
QB
/QB
01
X
0
1
10
X
0
1
0
XX
0
1
0
1
XX
1
0
1
0
相关PDF资料 |
PDF描述 |
|---|---|
| AD9513BCPZ | IC CLOCK DIST 3OUT PLL 32LFCSP |
| SY10E167JZ | IC MUX/REGISTER 6BIT 2:1 28PLCC |
| AD9572ACPZLVD | IC PLL CLOCK GEN 25MHZ 40LFCSP |
| SY89546UMG | IC MUX 4:1 LVDS DIFF 2.5V 32MLF |
| AD9552BCPZ | IC PLL CLOCK GEN LP 32LFCSP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SY58025UMI | 功能描述:IC MUX DUAL 2:1 DIFF CML 32MLF RoHS:否 类别:集成电路 (IC) >> 逻辑 - 信号开关，多路复用器，解码器 系列:SY58 标准包装:25 系列:74HC 类型:解码器 电路:1 x 2:4 独立电路:2 输出电流高，低:5.2mA，5.2mA 电压电源:单电源 电源电压:2 V ~ 6 V 工作温度:-40°C ~ 85°C 安装类型:通孔 封装/外壳:16-DIP（0.300"，7.62mm） 供应商设备封装:16-DIP 包装:管件 |
| SY58025UMI TR | 功能描述:IC MUX 10.7GBPS DUAL 2:1 32-MLF RoHS:否 类别:集成电路 (IC) >> 逻辑 - 信号开关，多路复用器，解码器 系列:SY58 标准包装:25 系列:74HC 类型:解码器 电路:1 x 2:4 独立电路:2 输出电流高，低:5.2mA，5.2mA 电压电源:单电源 电源电压:2 V ~ 6 V 工作温度:-40°C ~ 85°C 安装类型:通孔 封装/外壳:16-DIP（0.300"，7.62mm） 供应商设备封装:16-DIP 包装:管件 |
| SY58025UMITR | 制造商:MICREL 制造商全称:Micrel Semiconductor 功能描述:ULTRA PRECISION DUAL 2:1 CML MUX WITH INTERNAL I/O TERMINATION |
| SY58026U | 制造商:MICREL 制造商全称:Micrel Semiconductor 功能描述:ULTRA PRECISION DUAL 2:1 LVPECL MUX WITH INTERNAL TERMINATION |
| SY58026U_0708 | 制造商:MICREL 制造商全称:Micrel Semiconductor 功能描述:ULTRA PRECISION DUAL 2:1 LVPECL MUX WITH INTERNAL TERMINATION |
发布紧急采购，3分钟左右您将得到回复。