- 您现在的位置：买卖IC网 > PDF目录299950 > TA8007F 5 V FIXED POSITIVE REGULATOR, PDSO16 PDF资料下载
参数资料
| 型号： | TA8007F |
| 元件分类： | 固定正电压单路输出标准稳压器 |
| 英文描述： | 5 V FIXED POSITIVE REGULATOR, PDSO16 |
| 封装： | 0.225 INCH, 1 MM PITCH, PLASTIC, SSOP-16 |
| 文件页数： | 3/9页 |
| 文件大小： | 364K |
| 代理商： | TA8007F |
11
ATmega165A/PA/325A/PA/3250A/PA/645A/P/6450A/P [DATASHEET]
8285E–AVR–02/2013
ands are output from the Register File, the operation is executed, and the result is stored back in the Register File
– in one clock cycle.
Six of the 32 registers can be used as three 16-bit indirect address register pointers for Data Space addressing –
enabling efficient address calculations. One of the these address pointers can also be used as an address pointer
for look up tables in Flash program memory. These added function registers are the 16-bit X-, Y- and Z-register,
described later in this section.
The ALU supports arithmetic and logic operations between registers or between a constant and a register. Single
register operations can also be executed in the ALU. After an arithmetic operation, the Status Register is updated
to reflect information about the result of the operation.
Program flow is provided by conditional and unconditional jump and call instructions, able to directly address the
whole address space. Most AVR instructions have a single 16-bit word format. Every program memory address
contains a 16- or 32-bit instruction.
Program Flash memory space is divided in two sections, the Boot Program section and the Application Program
section. Both sections have dedicated Lock bits for write and read/write protection. The SPM instruction that writes
into the Application Flash memory section must reside in the Boot Program section.
During interrupts and subroutine calls, the return address Program Counter (PC) is stored on the Stack. The Stack
is effectively allocated in the general data SRAM, and consequently the Stack size is only limited by the total
SRAM size and the usage of the SRAM. All user programs must initialize the SP in the Reset routine (before sub-
routines or interrupts are executed). The Stack Pointer (SP) is read/write accessible in the I/O space. The data
SRAM can easily be accessed through the five different addressing modes supported in the AVR architecture.
The memory spaces in the AVR architecture are all linear and regular memory maps.
A flexible interrupt module has its control registers in the I/O space with an additional Global Interrupt Enable bit in
the Status Register. All interrupts have a separate Interrupt Vector in the Interrupt Vector table. The interrupts have
priority in accordance with their Interrupt Vector position. The lower the Interrupt Vector address, the higher the
priority.
The I/O memory space contains 64 addresses for CPU peripheral functions as Control Registers, SPI, and other
I/O functions. The I/O Memory can be accessed directly, or as the Data Space locations following those of the Reg-
ister
File,
0x2 0
-
0 x 5F.
In
ad dition ,
th e
Atm e l
ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P has Extended I/O space from 0x60 -
0xFF in SRAM where only the ST/STS/STD and LD/LDS/LDD instructions can be used.
7.3
ALU – Arithmetic Logic Unit
The high-performance AVR ALU operates in direct connection with all the 32 general purpose working registers.
Within a single clock cycle, arithmetic operations between general purpose registers or between a register and an
immediate are executed. The ALU operations are divided into three main categories – arithmetic, logical, and bit-
functions. Some implementations of the architecture also provide a powerful multiplier supporting both
signed/unsigned multiplication and fractional format. See the “Instruction Set” section for a detailed description.
7.4
AVR status register
The Status Register contains information about the result of the most recently executed arithmetic instruction. This
information can be used for altering program flow in order to perform conditional operations. Note that the Status
Register is updated after all ALU operations, as specified in the Instruction Set Reference. This will in many cases
remove the need for using the dedicated compare instructions, resulting in faster and more compact code.
The Status Register is not automatically stored when entering an interrupt routine and restored when returning
from an interrupt. This must be handled by software.
相关PDF资料 |
PDF描述 |
|---|---|
| TA8007S | 5 V FIXED POSITIVE REGULATOR, PSIP9 |
| TB-446-HARD | 1000 MHz - 6000 MHz RF/MICROWAVE SGL POLE FOUR THROW SWITCH, 1.5 dB INSERTION LOSS |
| TB-417-ASD | 100 MHz - 1000 MHz RF/MICROWAVE SGL POLE FOUR THROW SWITCH, 1.2 dB INSERTION LOSS |
| TB-534SD | 500 MHz - 2000 MHz RF/MICROWAVE SGL POLE FIVE THROW SWITCH, 1.2 dB INSERTION LOSS |
| TB-534S | 500 MHz - 2000 MHz RF/MICROWAVE SGL POLE FIVE THROW SWITCH, 1.2 dB INSERTION LOSS |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TA8007S | 制造商:TOSHIBA 制造商全称:Toshiba Semiconductor 功能描述:5V VOLTAGE REGULATOR WITH WATCHDOG TIMER |
| TA8008 | 制造商:TOSHIBA 制造商全称:Toshiba Semiconductor 功能描述:VOLTAGE REGULATOR WITH WAKE UP TIMER |
| TA8008F | 制造商:TOSHIBA 制造商全称:Toshiba Semiconductor 功能描述:VOLTAGE REGULATOR WITH WAKE UP TIMER |
| TA801MA | 制造商:Eaton Corporation 功能描述:AL/CU Terminal For MA & MC Breaker 800A (2)500-750MCM |
| TA801MACWT | 制造商:Eaton Corporation 功能描述:AL CU (2) 500-750 MCM Modified For Control Wire Terminals |
发布紧急采购，3分钟左右您将得到回复。