- 您现在的位置：买卖IC网 > PDF目录98158 > TAS3001CPWR (TEXAS INSTRUMENTS INC) 2 CHANNEL(S), TONE CONTROL CIRCUIT, PDSO28 PDF资料下载
参数资料
| 型号： | TAS3001CPWR |
| 厂商： | TEXAS INSTRUMENTS INC |
| 元件分类： | 音频控制 |
| 英文描述： | 2 CHANNEL(S), TONE CONTROL CIRCUIT, PDSO28 |
| 封装： | GREEN, PLASTIC, TSSOP-28 |
| 文件页数： | 5/55页 |
| 文件大小： | 432K |
| 代理商： | TAS3001CPWR |
第1页第2页第3页第4页当前第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页
18
1.12 Pin Functions
TERMINAL
I/O
DESCRIPTION
NAME
NO.
I/O
DESCRIPTION
AVDD_PLL
13
I
Analog power supply for the PLL
AVSS_PLL
12
I
Analog ground for the PLL
CAP_PLL
14
I
C1 = 1500 pF // R1 = 27
+ C2 = 0.068 F (recommended)
CS1
28
I
I2C address bit A0; low = 0, high = 1
CS2
1
I
I2C address bit A1; low = 0, high = 1
DVDD
3
I
Digital power supply
DVSS
2
I
Digital ground
LRCLK
10
I
I2S left/right clock sampling frequency (fs)
LRCLKOUT
23
O
LRCLK generated from input MCLK (usually 256 fs) normally routed on PCB to pin 10
(LRCLK) as input fs sample clock.
MCLK
9
I
Master clock (256 x fs)
NC
17, 18, 2022,
25, 26
Reserved No connection for normal operation
POWERDOWN
16
I
Powerdown input
RESET
19
I
Reset, high = normal operation, low = reinitialize the device
RESERVED
15, 27
Reserved digital ground for normal operation
SCL
5
I/O
Slave serial I2C clock
SCLK
11
I
Shift clock (bit clock)
SCLKOUT
24
O
SCLK generated from input MCLK (usually 256 fs) normally routed on PCB to pin 11 (SCLK)
as input 64 fs bit clock.
SDA
4
I/O
Slave serial I2C data
SDIN1
6
I
Serial audio data input one
SDIN2
7
I
Serial audio data input two
SDOUT
8
O
Serial audio data output
NOTE: Reset and other control functions require MCLK to be running. The system reset operation is a synchronous operation and requires a
minimum of four MCLK cycles to reset the device.
1.13 Ordering Information
TA
PACKAGE
TA
SMALL OUTLINE (PW)
0
°C to 70°C
TAS3001CPW
1.14 Power Supply
Digital supply voltage—DVDD, DVSS of 3.3 V
Analog supply voltage—AVDDPLL, AVSSPLL of 3.3 V
NOTE: AVDD and AVSS for the PLL are derived from the digital supply and digital ground.
相关PDF资料 |
PDF描述 |
|---|---|
| TAS3001CPWG4 | 2 CHANNEL(S), TONE CONTROL CIRCUIT, PDSO28 |
| TAS3001CPW | 2 CHANNEL(S), TONE CONTROL CIRCUIT, PDSO28 |
| TAS3002 | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
| TAS3004PFB | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
| TAS3004PFBR | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TAS3001CPWRG4 | 功能描述:音频 DSP Stero Audio Digital Equalizer RoHS:否 制造商:Texas Instruments 工作电源电压: 电源电流: 工作温度范围: 安装风格: 封装 / 箱体: 封装:Tube |
| TAS3001EVM | 制造商:Texas Instruments 功能描述:TAS3001 EVALUATION BOARD - Bulk |
| TAS3001IN WAF | 制造商:Texas Instruments 功能描述: |
| TAS3002 | 制造商:TI 制造商全称:Texas Instruments 功能描述:Digital Audio Processor With Codec |
| TAS3002PFB | 功能描述:音频 DSP Digital Audio Processor w/ Codec RoHS:否 制造商:Texas Instruments 工作电源电压: 电源电流: 工作温度范围: 安装风格: 封装 / 箱体: 封装:Tube |
发布紧急采购，3分钟左右您将得到回复。