- 您现在的位置：买卖IC网 > PDF目录98159 > TAS5026APAGG4 (TEXAS INSTRUMENTS INC) SPECIALTY CONSUMER CIRCUIT, PQFP64 PDF资料下载
参数资料
| 型号： | TAS5026APAGG4 |
| 厂商： | TEXAS INSTRUMENTS INC |
| 元件分类： | 消费家电 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP64 |
| 封装： | GREEN, PLASTIC, TQFP-64 |
| 文件页数： | 31/64页 |
| 文件大小： | 936K |
| 代理商： | TAS5026APAGG4 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页当前第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页
System Procedures for Initialization, Changing Data Rates, and Switching Between Master and Slave Modes
31
SLES068A—February 2003—Revised January 2004
TAS5026A
4
System Procedures for Initialization, Changing Data Rates, and
Switching Between Master and Slave Modes
4.1
System Initialization
Reset is used during system initialization to hold the TAS5026A inactive while power (VDD), the master clock
(MCLK_IN), the device control, and the data signals become stable. The recommended initialization
sequence is to hold RESET low for 24 MCLK_IN cycles after VDD has reached 3 V and the other control
signals (MUTE, PDN, M_S, ERR_RCVRY, DBSPD, and CS0) are stable.
Figure 41 shows the recommended sequence and timing for the RESET terminal relative to system VDD
voltage and MCLK.
MCLK
VDD
3 V
24 MCLK_IN Cycles
RESET
Figure 41. RESET During System Initialization
Within the first 2 ms following the low to high transition of the RESET terminal, the serial data interface format
should be set in the serial data interface control register using the I2C serial control interface. If the data rate
setting is other than the setting specified by the DBSPD terminal, then the data rate should be set using the
DBSPD terminal or I2C interface within 2 ms, following the low to high transition of the RESET terminal.
The time available to set the I2C registers following the low to high transition of the RESET terminal can be
extended using the ERR_RCVRY terminal. While ERR_RCVRY is low, the TAS5026A outputs are held
inactive. Once the I2C control registers are set, the ERR_RCVRY terminal can be released and the TAS5026A
starts operation. Figure 42 shows how ERR_RCVRY terminal can be used to extend the interval as long as
necessary to set the I2C registers following the low-to-high transition of the RESET terminal.
相关PDF资料 |
PDF描述 |
|---|---|
| TAS5026APAG | SPECIALTY CONSUMER CIRCUIT, PQFP64 |
| TAS5026APAGR | SPECIALTY CONSUMER CIRCUIT, PQFP64 |
| TAS5026APAGRG4 | SPECIALTY CONSUMER CIRCUIT, PQFP64 |
| TAS5026CPAG | SPECIALTY CONSUMER CIRCUIT, PQFP64 |
| TAS5026PAGR | SPECIALTY CONSUMER CIRCUIT, PQFP64 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TAS5026APAGR | 功能描述:音频 DSP 6Ch Dig Aud PWM Proc RoHS:否 制造商:Texas Instruments 工作电源电压: 电源电流: 工作温度范围: 安装风格: 封装 / 箱体: 封装:Tube |
| TAS5026APAGRG4 | 功能描述:音频 DSP 6Ch Dig Aud PWM Proc RoHS:否 制造商:Texas Instruments 工作电源电压: 电源电流: 工作温度范围: 安装风格: 封装 / 箱体: 封装:Tube |
| TAS5026CPAG | 制造商:TI 制造商全称:Texas Instruments 功能描述:SIX CHANNEL DIGITAL AUDIO PWM PROCESSOR |
| TAS5026IPAG | 功能描述:多媒体杂项 Dig Aud PWM Proc RoHS:否 制造商:Texas Instruments 类型: 通道数量: 转换速率:540 Mbps 分辨率: 封装 / 箱体:SOIC-16 封装:Tube |
| TAS5026IPAGG4 | 功能描述:多媒体杂项 Dig Aud PWM Proc RoHS:否 制造商:Texas Instruments 类型: 通道数量: 转换速率:540 Mbps 分辨率: 封装 / 箱体:SOIC-16 封装:Tube |
发布紧急采购，3分钟左右您将得到回复。