参数资料
型号: TAS5036PFC
厂商: TEXAS INSTRUMENTS INC
元件分类: 消费家电
英文描述: SPECIALTY CONSUMER CIRCUIT, PQFP80
封装: PLASTIC, TQFP-80
文件页数: 14/49页
文件大小: 716K
代理商: TAS5036PFC
Architecture Overview
16
SLES044B—November 2002
TAS5036
2.2.2 Power Down—PDN
The TAS5036 can be placed into the power-down mode by holding the PDN terminal low. When power-down
mode is entered, both the PLL and the oscillator are shut down. Volume is immediately set to full attenuation
(there is no ramp down). The valid 1–6 outputs are immediately asserted low and the PWM outputs are placed
in the hard mute state. PDN initiates device power down without clock inputs. As long as the PDN terminal
is held low—the device is in the power-down (hard mute) state.
During power down, all I2C and serial data bus operations are ignored. Table 2–8 shows the device output
signals while PDN is active.
Table 2–8. Device Outputs During Power Down
SIGNAL
MODE
SIGNAL STATE
Valid 1–Valid 6
All
Low
PWM P-outputs
All
Low
PWM M-outputs
All
Low
MCLKOUT
All
Low
SCLK
Master
Low
SCLK
Slave
Signal input
LRCLK
Master
Low
LRCLK
Slave
Signal input
SDA
All
Signal input
CLIP
All
High
To place the device in total power-down mode, both RESET and power-down modes must be enabled. Prior
to bringing PDN high, RESET must be brought low for a minimum of 50 ns.
Because PDN is an asynchronous control signal, small clicks and pops can be produced during the application
(the leading edge) of this control. However, when PDN is released, the transition from the hard mute state back
to normal operation is performed synchronously using a quiet sequence.
If a completely quiet reset sequence is desired, MUTE should be applied before applying PDN.
2.2.2.1
Recovery Time Options
To support the requirements of various system configurations, the TAS5036 can come up to the normal state
after either a long (100 ms) or a short (5 ms) delay.
1.
In the first case, a slow system (95 ms to 100 ms) start-up occurs at the end of the power-down sequence
when:
RESET is high for at least 16 MCLK_IN periods before PDN goes high.
2.
Otherwise a fast (4 ms to 5 ms) start up occurs.
NOTE: If MCLK_IN is not active when both of these signals are released high, then a a fast
(4 ms to 5 ms) start up occurs once MCLK_IN becomes active.
2.2.3 Status Registers
The TAS5036 provides device identification and operational status information that is accessible through the
serial control interface status registers that provide general device information.
Device ID—The TAS5036 provides a device identification code that is accessible through the serial control
interface
Volume Update is in Progress—Whenever a volume change is in progress, this status bit is high.
No Internal Errors (All Valid Signals are High)—When there are no internal errors in the TAS5036 and all
outputs are valid, this status bit is high.
LRCLK Error—When there are the MCLK_IN rate changes more than
±10 MCLK_IN cycles from the correct
number of cycles (128 or 256) per LRCLK cycle
MCLK_IN Error—When the MCLK_IN frequency changes such that it is out of synchronization with internal
PLL generated clock
相关PDF资料
PDF描述
TAS5036IPFCG4 SPECIALTY CONSUMER CIRCUIT, PQFP80
TAS5036IPFCRG4 SPECIALTY CONSUMER CIRCUIT, PQFP80
TAS5066PAG SPECIALTY CONSUMER CIRCUIT, PQFP64
TAS5066PAGRG4 SPECIALTY CONSUMER CIRCUIT, PQFP64
TAS5066PAGR SPECIALTY CONSUMER CIRCUIT, PQFP64
相关代理商/技术参数
参数描述
TAS5036PFCR 制造商:TI 制造商全称:Texas Instruments 功能描述:SIX CHANNEL DIGITAL AUDIO PWM PROCESSOR
TAS5066 制造商:TI 制造商全称:Texas Instruments 功能描述:SIX-CHANNEL Digital Audio PWM Processor
TAS5066-5111D6EVM 功能描述:音频 IC 开发工具 TAS5066-5111D6 EVAL MOD RoHS:否 制造商:Texas Instruments 产品:Evaluation Kits 类型:Audio Amplifiers 工具用于评估:TAS5614L 工作电源电压:12 V to 38 V
TAS5066-5112F6EVM 功能描述:音频 IC 开发工具 TAS5066-5112F6 EVAL MOD RoHS:否 制造商:Texas Instruments 产品:Evaluation Kits 类型:Audio Amplifiers 工具用于评估:TAS5614L 工作电源电压:12 V to 38 V
TAS5066-5121K6EVM 功能描述:音频 IC 开发工具 TAS5066 5121K6 EVAL MOD RoHS:否 制造商:Texas Instruments 产品:Evaluation Kits 类型:Audio Amplifiers 工具用于评估:TAS5614L 工作电源电压:12 V to 38 V