- 您现在的位置：买卖IC网 > PDF目录98171 > TC665EUN BRUSHLESS DC MOTOR CONTROLLER, PDSO10 PDF资料下载
参数资料
| 型号： | TC665EUN |
| 元件分类： | 运动控制电子 |
| 英文描述： | BRUSHLESS DC MOTOR CONTROLLER, PDSO10 |
| 封装： | PLASTIC, MSOP-10 |
| 文件页数： | 7/36页 |
| 文件大小： | 695K |
| 代理商： | TC665EUN |
第1页第2页第3页第4页第5页第6页当前第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
2002 Microchip Technology Inc.
DS21737A-page 15
TC664/TC665
5.0
SERIAL COMMUNICATION
5.1
SMBus 2-Wire Interface
The Serial Clock Input (SCLK) and the bi-directional
data port (SDA) form a 2-wire bi-directional serial port
for communicating with the TC664/TC665. The follow-
ing bus protocols have been defined:
Data transfer may be initiated only when the bus
is not busy.
During data transfer, the data line must remain
stable whenever the clock line is HIGH. Changes
in the data line while the clock line is HIGH will be
interpreted as a START or STOP condition.
Accordingly, the following Serial Bus conventions have
been defined.
TABLE 5-1:
TC664/TC665 SERIAL BUS
CONVENTIONS
5.1.1
DATA TRANSFER
The TC664/TC665 support a bi-directional 2-Wire bus
and data transmission protocol. The serial protocol
sequencing is illustrated in Figure 1-1. Data transfers
are initiated by a start condition (START), followed by a
device address byte and one or more data bytes. The
device address byte includes a Read/Write selection
bit. Each access must be terminated by a Stop Condi-
tion (STOP). A convention call Acknowledge (ACK)
confirms the receipt of each byte. Note that SDA can
only change during periods when SCLK is LOW (SDA
changes while SCLK is HIGH are reserved for Start and
Stop conditions). All bytes are transferred MSB (most
significant bit) first.
5.1.2
MASTER/SLAVE
The device that sends data onto the bus is the transmit-
ter and the device receiving data is the receiver. The
bus is controlled by a master device which generates
the serial clock (SCLK), controls the bus access and
generates the START and STOP conditions. The
TC664/TC665 always work as a slave device. Both
master and slave devices can operate as either trans-
mitter or receiver, but the master device determines
which mode is activated.
5.1.3
START CONDITION (START)
A HIGH to LOW transition of the SDA line while the
clock (SCLK) is HIGH determines a START condition.
All commands must be preceded by a START condi-
tion.
5.1.4
ADDRESS BYTE
Immediately following the Start Condition, the host
must transmit the address byte to the TC664/TC665.
The 7-bit SMBus address for the TC664/TC665 is
0011 011
. The 7-bit address transmitted in the serial
bit stream must match for the TC664/TC665 to respond
with an Acknowledge (indicating the TC664/TC665 is
on the bus and ready to accept data). The eighth bit in
the Address Byte is a Read-Write Bit. This bit is a ‘1’ for
a read operation or ‘0’ for a write operation. During the
first phase of any transfer, this bit will be set = 0 to indi-
cate that the command byte is being written.
5.1.5
STOP CONDITION (STOP)
A LOW to HIGH transition of the SDA line while the
clock (SCLK) is HIGH determines a STOP condition.
All operations must be ended with a STOP condition.
5.1.6
DATA VALID
The state of the data line represents valid data when,
after a START condition, the data line is stable for the
duration of the HIGH period of the clock signal.
Term
Description
Transmitter
The device sending data to the bus.
Receiver
The device receiving data from the
bus.
Master
The device which controls the bus: ini-
tiating transfers (START), generating
the clock and terminating transfers
(STOP).
Slave
The device addressed by the master.
Start
A unique condition signaling the
beginning of a transfer indicated by
SDA falling (High to Low) while SCLK
is high.
Stop
A unique condition signaling the end
of a transfer indicated by SDA rising
(Low to High) while SCLK is high.
ACK
A Receiver acknowledges the receipt
of each byte with this unique condi-
tion. The Receiver pulls SDA low dur-
ing SCLK high of the ACK clock-pulse.
The Master provides the clock pulse
for the ACK cycle.
Busy
Communication is not possible
because the bus is in use.
NOT Busy
When the bus is idle, both SDA and
SCLK will remain high.
Data Valid
The state of SDA must remain stable
during the high period of SCLK in
order for a data bit to be considered
valid. SDA only changes state while
SCLK is low during normal data trans-
fers. (See START and STOP condi-
tions)
相关PDF资料 |
PDF描述 |
|---|---|
| TC7106ARCPLIJL | 1-CH DUAL-SLOPE ADC, ACCESS, PDIP40 |
| TC7106CPLIJL | 1-CH DUAL-SLOPE ADC, ACCESS, PDIP40 |
| TC7107ARCPLIJL | 1-CH DUAL-SLOPE ADC, ACCESS, PDIP40 |
| TC7106ACPLIJL | 1-CH DUAL-SLOPE ADC, PDIP40 |
| TC7106CPLIJL | 1-CH DUAL-SLOPE ADC, PDIP40 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TC665EUNTR | 功能描述:马达/运动/点火控制器和驱动器 Single RoHS:否 制造商:STMicroelectronics 产品:Stepper Motor Controllers / Drivers 类型:2 Phase Stepper Motor Driver 工作电源电压:8 V to 45 V 电源电流:0.5 mA 工作温度:- 25 C to + 125 C 安装风格:SMD/SMT 封装 / 箱体:HTSSOP-28 封装:Tube |
| TC67 | 功能描述:铝质电解电容器 - 带引线 40uF 350V RoHS:否 制造商:Kemet 引线类型: 电容:220 uF 容差:20 % 电压额定值:25 V 工作温度范围: 端接类型:Radial 外壳直径:8 mm 外壳长度:11 mm 引线间隔:5 mm 产品:General Purpose Electrolytic Capacitors 封装:Bulk |
| TC670 | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:Tiny Predictive Fan Failure Detector |
| TC670_03 | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:Tiny Predictive Fan Failure Detector |
| TC670_13 | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:Tiny Predictive Fan Failure Detector |
发布紧急采购，3分钟左右您将得到回复。