- 您现在的位置：买卖IC网 > PDF目录98179 > TC7135C/LI 1-CH 4-BIT DUAL-SLOPE ADC, PARALLEL ACCESS, PQCC28 PDF资料下载
参数资料
| 型号： | TC7135C/LI |
| 元件分类： | ADC |
| 英文描述： | 1-CH 4-BIT DUAL-SLOPE ADC, PARALLEL ACCESS, PQCC28 |
| 封装： | PLASTIC, LCC-28 |
| 文件页数： | 5/28页 |
| 文件大小： | 443K |
| 代理商： | TC7135C/LI |
第1页第2页第3页第4页当前第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
2007 Microchip Technology Inc.
DS21460D-page 13
TC7135
TABLE 6-2:
LINE FREQUENCY
REJECTION VS. CLOCK
FREQUENCY
The conversion rate is easily calculated:
EQUATION 6-3:
6.3
High-Speed Operation
The maximum conversion rate of most dual-slope A/D
converters is limited by the frequency response of the
comparator. The comparator in this circuit follows the
integrator ramp with a 3 s delay, at a clock frequency
of 160 kHz (6 s period). Half of the first reference inte-
grate clock period is lost in delay. This means that the
meter reading will change from 0 to 1 with a 50 V
input, 1 to 2 with 150 V, 2 to 3 at 250 V, etc. This tran-
sition at midpoint is considered desirable by most
users. However, if the clock frequency is increased
appreciably above 200 kHz, the instrument will flash
"1" on noise peaks, even when the input is shorted.
For many dedicated applications where the input signal
is always of one polarity, the delay of the comparator
need not be a limitation. Since the nonlinearity and
noise do not increase substantially with frequency, clock
rates of up to ~1 MHz may be used. For a fixed clock
frequency, the extra count (or counts) caused by
comparator delay will be a constant and can be
subtracted out digitally.
The clock frequency may be extended above 160 kHz
without this error, however, by using a low value
resistor in series with the integrating capacitor. The
effect of the resistor is to introduce a small pedestal
voltage on to the integrator output at the beginning of
the reference integrate phase. By careful selection of
the ratio between this resistor and the integrating
resistor (a few tens of ohms in the recommended
circuit), the comparator delay can be compensated and
the
maximum
clock
frequency
extended
by
approximately a factor of 3. At higher frequencies,
ringing and second-order breaks will cause significant
nonlinearities in the first few counts of the instrument.
The minimum clock frequency is established by
leakage on the auto-zero and reference capacitors.
With most devices, measurement cycles as long as 10
seconds give no measurable leakage error.
The clock used should be free from significant phase or
frequency jitter. Several suitable low-cost oscillators
are shown in Section 6.0 “Typical Applications”. The
multiplexed output means that if the display takes
significant current from the logic supply, the clock
should have good PSRR.
6.4
Zero Crossing Flip Flop
The flip flop interrogates the data once every clock
pulse after the transients of the previous clock pulse and
half clock pulse have died down. False zero crossings
caused by clock pulses are not recognized. Of course,
the flip flop delays the true zero crossing by up to one
count in every instance. If a correction were not made,
the display would always be one count too high.
Therefore, the counter is disabled for one clock pulse at
the beginning of the reference integrate (de-integrate)
phase. This one-count delay compensates for the delay
of the zero crossing flip flop and allows the correct
number to be latched into the display. Similarly, a one-
count delay at the beginning of auto-zero gives an
overload display of 0000 instead of 0001. No delay
occurs during signal integrate so that true ratiometric
readings result.
6.5
Generating a Negative Supply
A negative voltage can be generated from the positive
supply by using a TC7135 (see Figure 6-1).
FIGURE 6-1:
Negative Supply Voltage
Generator.
Oscillator Frequency
(kHz)
Line Frequency
Rejection
(Hz)
300
60
200
150
120
100
40
33-1/3
250
50
166-2/3
125
100
50, 60,400
Reading 1/sec
Clock Frequency (Hz)
4000
-----------------------------------------------------
=
TC7660
TC7135
11
1
+5V
8
23
(-5V)
V+
V–
24
10 F
5
4
10 F
+
相关PDF资料 |
PDF描述 |
|---|---|
| TC7135C/LI713 | 1-CH 4-BIT DUAL-SLOPE ADC, PARALLEL ACCESS, PQCC28 |
| TC7135C/KW | 1-CH 4-BIT DUAL-SLOPE ADC, PARALLEL ACCESS, PQFP44 |
| TC7135C/BU | 1-CH 4-BIT DUAL-SLOPE ADC, PARALLEL ACCESS, PQFP64 |
| TC7135CJI | DUAL-SLOPE ADC, PARALLEL ACCESS, CDIP28 |
| TC7135CLI | DUAL-SLOPE ADC, PARALLEL ACCESS, PQCC28 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TC7135CLI713 | 功能描述:LED显示驱动器 4-1/2 Digit A/D BCD RoHS:否 制造商:Micrel 数位数量:5 片段数量: 安装风格:SMD/SMT 封装 / 箱体:PLCC-44 工作电源电压:4.75 V to 11 V 最大电源电流:10 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装:Tube |
| TC7135CPI | 功能描述:LED显示驱动器 4-1/2 Digit A/D BCD RoHS:否 制造商:Micrel 数位数量:5 片段数量: 安装风格:SMD/SMT 封装 / 箱体:PLCC-44 工作电源电压:4.75 V to 11 V 最大电源电流:10 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装:Tube |
| TC7135CPL | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:4-1/2 Digit A/D Converter |
| TC7136 | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:Low Power 3-1/2 Digit Analog-to-Digital Converter |
| TC7136A | 制造商:TELCOM 制造商全称:TelCom Semiconductor, Inc 功能描述:LOW POWER, 3-1/2 DIGIT ANALOG-TO-DIGITAL CONVERTERS |
发布紧急采购，3分钟左右您将得到回复。