参数资料
型号: TCM320AC46CDWR
厂商: TEXAS INSTRUMENTS INC
元件分类: 消费家电
英文描述: SPECIALTY CONSUMER CIRCUIT, PDSO20
封装: SOIC-20
文件页数: 15/19页
文件大小: 249K
代理商: TCM320AC46CDWR
TCM320AC46
GENERALPURPOSE AUDIO INTERFACE FOR DSP
SLWS001 D4091, JUNE 1993
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
POST OFFICE BOX 1443
HOUSTON, TEXAS 77001
5
Table 1. Power-Down and Standby Procedures
DEVICE STATUS
PROCEDURE
TYPICAL POWER
CONSUMPTION
DIGITAL OUTPUT STATUS
Power on
PDN = high,
FSX = pulses,
FSR = pulses
55 mW
Digital outputs active but not loaded
Power down
PDN = low,
FSX/FSR = X/X
3 mW
TSX and DOUT in the high-impedance state
Entire device on standby
FSX = low,
FSR = low,
PDN = high
8 mW
TSX and DOUT in the high-impedance state
Only transmit on standby
FSX = low,
FSR = pulses,
PDN = high
20 mW
TSX and DOUT in the high-impedance state within 5 frames
Only receive on standby
FSR = low,
FSX = pulses,
PDN = high
20 mW
Digital outputs active but not loaded
fixed-data-rate timing
Fixed-data-rate timing is selected by connecting DCLKR to VCC. It uses the master clock (CLK), frame
synchronization clocks (FSX and FSR), and the TSX output. FSX and FSR are inputs that set the sampling
frequency. Data is transmitted on DOUT on the positive transitions of CLK following the rising edge of FSX. Data
is received on DIN on the falling edges of CLK following FSR. A D/A conversion is performed on the received
digital word, and the resulting analog sample is held on an internal sample-and-hold capacitor until transferred
to the receive filter. The data word is eight bits long in the companded mode and sixteen bits long in the linear
mode.
variable-data-rate timing
Variable-data-rate timing is selected by connecting DCLKR to the receive data clock. In this mode, the master
clock (CLK) controls the switched-capacitor filters, while data transfer into DIN and out of DOUT is controlled
by DCLKR and DCLKX, respectively. This allows the data to be transferred into and out of the device at any rate
up to the frequency of the master clock. DCLKR and DCLKX must be synchronous with CLK.
While the FSX input is high, data is transmitted from DOUT on consecutive positive transitions of DCLKX.
Similarly, while the FSR input is high, the data word is received at DIN on consecutive negative transitions of
DCLKR. The transmitted data word at DOUT is repeated in all remaining time slots in the frame as long as
DCLKX is pulsed and FSX is held high. This feature, which allows the data word to be transmitted more than
once per frame, is available only with variable-data-rate timing.
asynchronous operations
In order to avoid crosstalk problems associated with special interrupt circuits, the design includes separate
converters, filters, and voltage references on the transmit and receive sides to allow completely independent
operation of the two channels. In either timing mode, the master clock, data clock, and time slot strobe must
be synchronized at the beginning of each frame.
precision voltage references
A precision band-gap reference voltage is generated internally and is used to supply all the references required
for operation of both the transmit and receive channels. The gain in each channel is trimmed during the
manufacturing process. This process ensures very accurate, stable gain performance over variations in supply
voltage and device temperature.
相关PDF资料
PDF描述
TCM320AC46IDW SPECIALTY CONSUMER CIRCUIT, PDSO20
TCM320AC46CN SPECIALTY CONSUMER CIRCUIT, PDIP20
TCM320AC46CDW SPECIALTY CONSUMER CIRCUIT, PDSO20
TCM320AC46DWR SPECIALTY CONSUMER CIRCUIT, PDSO20
TCM320AC46N SPECIALTY CONSUMER CIRCUIT, PDIP20
相关代理商/技术参数
参数描述
TCM320AC46CN 制造商:Rochester Electronics LLC 功能描述:- Bulk
TCM320AC46IDW 制造商:Rochester Electronics LLC 功能描述:- Bulk
TCM320AC54 制造商:TI 制造商全称:Texas Instruments 功能描述:MONOLITHIC SERIAL INTERFACE COMBINED PCM CODEC AND FILTER
TCM320AC54CDW 制造商:Texas Instruments 功能描述:
TCM320AC54CN 制造商:Texas Instruments 功能描述: