- 您现在的位置：买卖IC网 > PDF目录98194 > TDA7317 (STMICROELECTRONICS) 2 CHANNEL(S), EQUALIZER CIRCUIT, PDIP30 PDF资料下载
参数资料
| 型号： | TDA7317 |
| 厂商： | STMICROELECTRONICS |
| 元件分类： | 音频控制 |
| 英文描述： | 2 CHANNEL(S), EQUALIZER CIRCUIT, PDIP30 |
| 封装： | 0.400 INCH, SDIP-30 |
| 文件页数： | 9/12页 |
| 文件大小： | 826K |
| 代理商： | TDA7317 |
I
2C BUS INTERFACE
Data transmission from microprocessor to the
TDA7317 and viceversa takes place thru the 2
wires I
2C BUS interface, consisting of the two
lines SDA and SCL (pull-up resistors to positive
supply voltage must be externally connected).
Data Validity
As shown in fig. 3, the data on the SDA line must
be stable during the high period of the clock. The
HIGH and LOW state of the data line can only
change when the clock signal on the SCL line is
LOW.
Start and Stop Conditions
As shown in fig.4 a start condition is a HIGH to
LOW transition of the SDA line while SCL is
HIGH. The stop condition is a LOW to HIGH tran-
sition of the SDA line while SCL is HIGH.
Byte Format
Every byte transferred to the SDA line must con-
tain 8 bits. Each byte must be followed by an ac-
knowledge bit. The MSB is transferred first.
Acknowledge
The master (
P) puts a resistive HIGH level on the
SDA line during the acknowledge clock pulse (see
fig. 5). The peripheral (audioprocessor) that ac-
knowledges has to pull-down (LOW) the SDA line
during the acknowledge clock pulse, so that the
SDA line is stable LOW during this clock pulse.
The audioprocessor which has been addressed
has to generate an acknowledge after the recep-
tion of each byte, otherwise the SDA line remains
at the HIGH level during the ninth clock pulse
time. In this case the master transmitter can gen-
erate the STOP information in order to abort the
transfer.
Transmission without Acknowledge
Avoiding to detect the acknowledge of the audio-
processor, the
P can use a simplier transmis-
sion: simply it generates the 9th clock pulse with-
out checking the slave acknowledging, and then
sends the new data.
This approach of course is less protected from
misworking and decreases the noise immunity.
Figure 3: Data Validity on the I
2CBUS
Figure 4: Timing Diagram of I
2CBUS
Figure 5: Acknowledge on the I
2CBUS
TDA7317
6/12
相关PDF资料 |
PDF描述 |
|---|---|
| TDA7318 | 2 CHANNEL(S), TONE CONTROL CIRCUIT, PDIP28 |
| TDA7318D | 2 CHANNEL(S), TONE CONTROL CIRCUIT, PDSO28 |
| TDA7318D013TR | 2 CHANNEL(S), TONE CONTROL CIRCUIT, PDSO28 |
| TDA7326 | PLL FREQUENCY SYNTHESIZER, 140 MHz, PDIP16 |
| TDA7326D | PLL FREQUENCY SYNTHESIZER, 140 MHz, PDSO16 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TDA7318 | 功能描述:音频 DSP Digital Audio Proc RoHS:否 制造商:Texas Instruments 工作电源电压: 电源电流: 工作温度范围: 安装风格: 封装 / 箱体: 封装:Tube |
| TDA7318D | 功能描述:IC PROCESSOR STEREO DGTL 28-SOIC RoHS:是 类别:集成电路 (IC) >> 线性 - 音频处理 系列:- 其它有关文件:STA321 View All Specifications 标准包装:1 系列:Sound Terminal™ 类型:音频处理器 应用:数字音频 安装类型:表面贴装 封装/外壳:64-LQFP 裸露焊盘 供应商设备封装:64-LQFP EP（10x10） 包装:Digi-Reel® 其它名称:497-11050-6 |
| TDA7318D013TR | 功能描述:音频 DSP Digital Audio Proc RoHS:否 制造商:Texas Instruments 工作电源电压: 电源电流: 工作温度范围: 安装风格: 封装 / 箱体: 封装:Tube |
| TDA7319 | 功能描述:音频 DSP Digital Audio Proc RoHS:否 制造商:Texas Instruments 工作电源电压: 电源电流: 工作温度范围: 安装风格: 封装 / 箱体: 封装:Tube |
| TDA7319D | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:3 BAND DIGITAL CONTROLLED AUDIO PROCESSOR |
发布紧急采购，3分钟左右您将得到回复。