- 您现在的位置：买卖IC网 > PDF目录85417 > TDA8703T/C4 (NXP SEMICONDUCTORS) 1-CH 8-BIT RESISTANCE LADDER ADC, PARALLEL ACCESS, PDSO24 PDF资料下载
参数资料
| 型号： | TDA8703T/C4 |
| 厂商： | NXP SEMICONDUCTORS |
| 元件分类： | ADC |
| 英文描述： | 1-CH 8-BIT RESISTANCE LADDER ADC, PARALLEL ACCESS, PDSO24 |
| 封装： | PLASTIC, SO-24 |
| 文件页数： | 18/18页 |
| 文件大小： | 96K |
| 代理商： | TDA8703T/C4 |
1996 Aug 26
9
Philips Semiconductors
Product specication
8-bit high-speed analog-to-digital converter
TDA8703
Notes
1. The circuit has two clock inputs CLK and CLK. There are four modes of operation:
a) TTL (mode 1); CLK decoupled to DGND by a capacitor. CLK input is TTL threshold voltage of 1.5 V and sampling
on the LOW-to-HIGH transition of the input clock signal.
b) TTL (mode 2); CLK decoupled to DGND by a capacitor. CLK input is TTL threshold voltage of 1.5 V and sampling
on the HIGH-to-LOW transition of the input clock signal.
c) AC drive modes (modes 3 and 4); When driving the CLK input directly and with any AC signal of 0.5 V
(peak-to-peak value) imposed on a DC level of 1.5 V, sampling takes place on the LOW-to-HIGH transition of the
clock signal. When driving the CLK input with such a signal, sampling takes place on the HIGH-to-LOW transition.
d) If one of the clock inputs is not driven, then it is recommended to decouple this input to DGND with a 100 nF
capacitor.
2. In addition to a good layout of the digital and analog ground, it is recommended that the rise and fall times of the clock
must not be less than 2 ns.
3. The
3 dB bandwidth is determined by the 3 dB reduction in the reconstructed output (full-scale signal at the input).
4. Low frequency ramp signal (VVI(p-p) = 1.8 V and fi = 15 kHz) combined with a sinewave input voltage (VVI(p-p) = 0.5 V,
fi = 4.43 MHz) at the input.
5. Supply voltage ripple rejection:
a) SVRR1; variation of the input voltage producing output code 127 for supply voltage variation of 1 V:
SVRR1 = 20 log (
VVI(127) / VCCA)
b) SVRR2; relative variation of the full-scale range of analog input for a supply voltage variation of 1 V:
SVR2 = {
(VVI(0) VVI(255))/(VVI(0) VVI(255))} ÷VCCA.
6. Full-scale sinewave (fi = 4.4 MHz; fCLK; fCLK = 27 MHz).
7. Output data acquisition:
a) Output data is available after the maximum delay of tdHL and tdLH.
相关PDF资料 |
PDF描述 |
|---|---|
| TDA8793HLB-T | 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP32 |
| TDA8793HLB | 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP32 |
| TDA8752AH6BA-S | 3-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP100 |
| TDA8768H/4B-T | 1-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP44 |
| TDA8762AM/8/C1 | 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TDA8705 | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:6-bit high-speed dual Analog-to-Digital Converter ADC |
| TDA8705A | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:6-bit high-speed dual Analog-to-Digital Converter ADC |
| TDA8705AT | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:6-bit high-speed dual Analog-to-Digital Converter ADC |
| TDA8705ATD-T | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Analog-to-Digital Converter， 6-Bit |
| TDA8705T | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:6-bit high-speed dual Analog-to-Digital Converter ADC |
发布紧急采购，3分钟左右您将得到回复。