- 您现在的位置：买卖IC网 > PDF目录69493 > TLC2932AIPWRG4 (TEXAS INSTRUMENTS INC) PHASE LOCKED LOOP, 38 MHz, PDSO14 PDF资料下载
参数资料
| 型号： | TLC2932AIPWRG4 |
| 厂商： | TEXAS INSTRUMENTS INC |
| 元件分类： | PLL合成/DDS/VCOs |
| 英文描述： | PHASE LOCKED LOOP, 38 MHz, PDSO14 |
| 封装： | GREEN, PLASTIC, TSSOP-14 |
| 文件页数： | 12/23页 |
| 文件大小： | 531K |
| 代理商： | TLC2932AIPWRG4 |
TLC2932A
HIGH PERFORMANCE PHASE LOCKED LOOP
SLES150 OCTOBER 2005
2
TI.COM
POST OFFICE BOX 1443
HOUSTON, TEXAS 772511443
functional block diagram
4
5
6
9
12
13
10
2
3
FINA
FINB
PFD INHIBIT
VCO IN
BIAS
VCO INHIBIT
SELECT
VCO OUT
PFD OUT
Phase
Frequency
Detector
Voltage
Controlled
Oscillator
Terminal Functions
TERMINAL
I/O
DESCRIPTION
NAME
NO.
I/O
DESCRIPTION
LOGIC VDD
1
Power supply for the internal logic. This power supply should be separated from VCO VDD to reduce
cross-coupling between supplies.
SELECT
2
I
VCO output frequency select. When SELECT is high, the VCO output frequency is
×1/2 and when
low. The output frequency is
×1.
VCO OUT
3
O
VCO output. When the VCO INHIBIT is high, VCO output is low.
FINA
4
I
Input reference frequency f(REF IN) is applied to FINA.
FINB
5
I
Input for VCO external counter output frequency f(FINB). FINB is nominally provided from the
external counter.
PFD OUT
6
O
PFD output. When the PFD INHIBIT is high, PFD output is in the high-impedance state.
LOGIC GND
7
GND for the internal logic.
TEST
8
Connect to GND.
PFD INHIBIT
9
I
PFD inhibit control. When PFD INHIBIT is high, PFD output is in the high-impedance state.
VCO INHIBIT
10
I
VCO inhibit control. When VCO INHIBIT is high, VCO output is low.
VCO GND
11
GND for VCO.
VCO IN
12
I
VCO control voltage input. Nominally the external loop filter output connects to VCO IN to control
VCO oscillation frequency.
RBIAS
13
I
Bias supply. An external resistor (RBIAS) between VCO VDD and RBIAS supplies bias for adjusting the
oscillation frequency range.
VCO VDD
14
Power supply for VCO. This power supply should be separated from LOGIC VDD to reduce
cross-coupling between supplies.
相关PDF资料 |
PDF描述 |
|---|---|
| TLC2932AIPWR | PHASE LOCKED LOOP, 38 MHz, PDSO14 |
| TLC2932IPW | PHASE LOCKED LOOP, 40 MHz, PDSO14 |
| TLC2932IPWR | PHASE LOCKED LOOP, 40 MHz, PDSO14 |
| TLC2933AIPWRG4 | PHASE LOCKED LOOP, 1 MHz, PDSO14 |
| TLC2942IDBR | PHASE LOCKED LOOP, 20 MHz, PDSO38 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TLC2932EVM | 制造商:Texas Instruments 功能描述:PHASE-LOCK LOOP EVALUATION MODULE - Bulk |
| TLC2932IPW | 功能描述:锁相环 - PLL PHASE LOCKED LOOP RoHS:否 制造商:Silicon Labs 类型:PLL Clock Multiplier 电路数量:1 最大输入频率:710 MHz 最小输入频率:0.002 MHz 输出频率范围:0.002 MHz to 808 MHz 电源电压-最大:3.63 V 电源电压-最小:1.71 V 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:QFN-36 封装:Tray |
| TLC2932IPWG4 | 功能描述:锁相环 - PLL PHASE LOCKED LOOP RoHS:否 制造商:Silicon Labs 类型:PLL Clock Multiplier 电路数量:1 最大输入频率:710 MHz 最小输入频率:0.002 MHz 输出频率范围:0.002 MHz to 808 MHz 电源电压-最大:3.63 V 电源电压-最小:1.71 V 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:QFN-36 封装:Tray |
| TLC2932IPWR | 功能描述:锁相环 - PLL PHASE LOCKED LOOP RoHS:否 制造商:Silicon Labs 类型:PLL Clock Multiplier 电路数量:1 最大输入频率:710 MHz 最小输入频率:0.002 MHz 输出频率范围:0.002 MHz to 808 MHz 电源电压-最大:3.63 V 电源电压-最小:1.71 V 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:QFN-36 封装:Tray |
| TLC2932IPWRG4 | 功能描述:锁相环 - PLL PHASE LOCKED LOOP RoHS:否 制造商:Silicon Labs 类型:PLL Clock Multiplier 电路数量:1 最大输入频率:710 MHz 最小输入频率:0.002 MHz 输出频率范围:0.002 MHz to 808 MHz 电源电压-最大:3.63 V 电源电压-最小:1.71 V 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:QFN-36 封装:Tray |
发布紧急采购，3分钟左右您将得到回复。