参数资料
型号: TLC320AC01CPM
厂商: TEXAS INSTRUMENTS INC
元件分类: 模拟信号调理
英文描述: SPECIALTY ANALOG CIRCUIT, PQFP64
封装: PLASTIC, QFP-64
文件页数: 72/93页
文件大小: 601K
代理商: TLC320AC01CPM
B–1
Appendix B
Secondary Communications
The function of the control bits DS15 and DS14 and the hardware terminals FC0 and FC1 are shown below.
Any combinational state of DS15, DS14, FC1, and FC0 not shown is ignored.
CONTROL FUNCTION OF SECONDARY COMMUNICATION
BITS
TERMINALS
DS15
DS14
FC1
FC0
0
Ignored
On the next falling edge of FS, the AIC receives DAC data D15 – D02 at DIN and
transmits the ADC data D15 – D00 from DOUT.
0
1
Ignored
On the next falling edge of the FS, the AIC receives DAC data D15 – D02 at DIN and
transmits the ADC data D15 – D00 from DOUT.
The phase adjustment is determined by the state of DS15 and DS14 such that on the
next rising edge of FS, the next ADC/DAC sampling time occurs later by the number
of MCLK periods determined by the value contained in the A
′ register. When the A′
register value is negative, FS occurs earlier.
1
0
Ignored
On the next falling edge of FS, the AIC receives DAC data D15 – D02 at DIN and
transmits the ADC data D15 – D00 from DOUT.
The phase adjustment is determined by the state of D01 and D00. On the next rising
edge of FS, the next ADC/DAC sampling time occurs earlier by the number of MCLK
periods determined by the value contained in the A
′ register. When the A′ register
value is negative, FS occurs later.
1
0
On the next falling edge of FS, the AIC receives DAC data D15 – D02 at DIN and
transmits the ADC data D15 – D00 from DOUT.
1
0
1
On the next falling edge of the FS, the AIC receives DAC data D15 – D02 at DIN and
transmits the ADC data D15 – D00 from DOUT.
The phase adjustment is determined by the state of FC1 and FC0 such that on the
next rising edge of FS, the next ADC/DAC sampling time occurs later by the number
of MCLK periods determined by the value contained in the A
′ register. When the A′
register value is negative, FS occurs earlier.
1
0
On the next falling edge of FS, the AIC receives DAC data D15 – D02 at DIN and
transmits the ADC data D15 – D00 from DOUT.
The phase adjustment is determined by the state of FC1 and FC0 such that on the
next rising edge of FS, the next ADC/DAC sampling time occurs earlier by the number
of MCLK periods determined by the value contained in the A
′ register. When the A′
register value is negative, FS occurs later.
1
On the next falling edge of FS, the AIC receives DAC data D15 – D02 at DIN and
transmits the ADC data D15 – D00 from DOUT.
相关PDF资料
PDF描述
TLC320AC01CFN SPECIALTY ANALOG CIRCUIT, PQCC28
TLC320AC02IFN SPECIALTY ANALOG CIRCUIT, PQCC28
TLC320AC02CPMR SPECIALTY ANALOG CIRCUIT, PQFP64
TLC320AC02IPM SPECIALTY ANALOG CIRCUIT, PQFP64
TLC320AC02IFNR SPECIALTY ANALOG CIRCUIT, PQCC28
相关代理商/技术参数
参数描述
TLC320AC01CPMR 功能描述:接口—CODEC Single Ch Codec-BW RoHS:否 制造商:Texas Instruments 类型: 分辨率: 转换速率:48 kSPs 接口类型:I2C ADC 数量:2 DAC 数量:4 工作电源电压:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:DSBGA-81 封装:Reel
TLC320AC02 制造商:TI 制造商全称:Texas Instruments 功能描述:Single-Supply Analog Interface Circuit
TLC320AC02C 制造商:TI 制造商全称:Texas Instruments 功能描述:Single-Supply Analog Interface Circuit
TLC320AC02CFN 功能描述:接口—CODEC SNGL CH Codec Bandwidth Indpendent RoHS:否 制造商:Texas Instruments 类型: 分辨率: 转换速率:48 kSPs 接口类型:I2C ADC 数量:2 DAC 数量:4 工作电源电压:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:DSBGA-81 封装:Reel
TLC320AC02CFNR 功能描述:接口—CODEC SNGL CH Codec Bandwidth Indpendent RoHS:否 制造商:Texas Instruments 类型: 分辨率: 转换速率:48 kSPs 接口类型:I2C ADC 数量:2 DAC 数量:4 工作电源电压:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:DSBGA-81 封装:Reel