- 您现在的位置：买卖IC网 > PDF目录69493 > TLC320AD50IPT (TEXAS INSTRUMENTS INC) SPECIALTY ANALOG CIRCUIT, PQFP48 PDF资料下载
参数资料
| 型号： | TLC320AD50IPT |
| 厂商： | TEXAS INSTRUMENTS INC |
| 元件分类： | 模拟信号调理 |
| 英文描述： | SPECIALTY ANALOG CIRCUIT, PQFP48 |
| 封装： | PLASTIC, QFP-48 |
| 文件页数： | 42/52页 |
| 文件大小： | 276K |
| 代理商： | TLC320AD50IPT |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页当前第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页
6–2
6.2
Control Register 2
Table 6–3. Control Register 2
D7
D6
D5
D4
D3
D2
D1
D0
DESCRIPTION
X
–
FLAG output value
–
1
–
Phone mode enable
–
0
–
Phone mode disable
–
X
–
Decimator FIR overflow flag (valid only during read cycle)
–
1
–
16-bit ADC mode
–
0
–
Not-16-bit ADC mode [(15+1)– bit mode]
–
X
0
Reserved (TLC320AD50C only)
–
0
FSD enable (TLC320AD52C only)
–
1
–
FSD disable (TLC320AD52C only)
–
1
–
Analog loopback enabled
–
0
–
Analog loopback disabled
Default value: 00000000
Writing 0s to the reserved bits is suggested.
6.3
Control Register 3
The following command contains the frame-sync delay (FSD) register address and loads D7 (MSB)–D0 into the FSD
register. The data byte (D5–D0) determines the number of SCLKs between FS and the delayed frame-sync signal,
FSD. The minimum data value for this portion of the register, bits D5 – D0, is decimal 18.
Table 6–4. Control Register 3
D7
D6
D5
D4
D3
D2
D1
D0
DESCRIPTION
–
X
Number of SCLKs between FS and FSD
X
–
Binary number of slave devices (3 maximum for TLC320AC50C, 1 maximum for
TLC320AC52C)
Default value: 00000000
Writing 0s to the reserved bits is suggested.
6.4
Control Register 4
Table 6–5. Control Register 4
D7
D6
D5
D4
D3
D2
D1
D0
DESCRIPTION
–
1
–
Analog input gain = mute
–
1
0
–
Analog input gain = 12 dB
–
0
1
–
Analog input gain = 6 dB
–
0
–
Analog input gain = 0 dB
–
1
Analog output gain = mute
–
1
0
Analog output gain = – 12 dB
–
0
1
Analog output gain = – 6 dB
–
0
Analog output gain = 0 dB
–
X
–
Sample frequency select (N): fs = MCLK/(128 N) or MCLK/(512 N)
1
–
Bypass internal DPLL
0
–
Enable internal DPLL
Default value: 00000000
The value of the sample frequency divisor, N, is determined by the octal respresentation of bits D4 – D6. Hence, 001
= 1, 010 = 2, etc. By setting D4 – D6 to 000, N = 8 is selected.
相关PDF资料 |
PDF描述 |
|---|---|
| TLC555QDRQ1 | PULSE; RECTANGULAR, 1.2 MHz, TIMER, PDSO8 |
| TLC7701MPWREPG4 | 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO8 |
| TLC7705QPWREP | 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO8 |
| TLC7701MPWREP | 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO8 |
| TLC7703QPWLE | 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO8 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TLC320AD52CDW | 制造商:TI 制造商全称:Texas Instruments 功能描述:SIGMA-DELTA ANALOG INTERFACE CIRCUITS WITH MASTER-SLAVE FUNCTION |
| TLC320AD52CPT | 功能描述:IC ANALOG INTERFACE W/MS 48-LQFP RoHS:否 类别:集成电路 (IC) >> 接口 - 编解码器 系列:- 标准包装:2,500 系列:- 类型:PCM 数据接口:PCM 音频接口 分辨率（位）:15 b ADC / DAC 数量:1 / 1 三角积分调变:是 S/N 比，标准 ADC / DAC (db):- 动态范围，标准 ADC / DAC (db):- 电压 - 电源，模拟:2.7 V ~ 3.3 V 电压 - 电源，数字:2.7 V ~ 3.3 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:80-VFBGA 供应商设备封装:80-BGA MICROSTAR JUNIOR（5x5） 包装:带卷 (TR) 其它名称:296-21257-2 |
| TLC320AD535 | 制造商:TI 制造商全称:Texas Instruments 功能描述:DUAL CHANNEL VOICE/DATA CODEC |
| TLC320AD535C | 制造商:TI 制造商全称:Texas Instruments 功能描述:DUAL CHANNEL VOICE/DATA CODEC |
| TLC320AD535C-I | 制造商:TI 制造商全称:Texas Instruments 功能描述:DUAL CHANNEL VOICE/DATA CODEC |
发布紧急采购，3分钟左右您将得到回复。