- 您现在的位置：买卖IC网 > PDF目录98238 > TLC320AD57CDW (TEXAS INSTRUMENTS INC) 1-CH 18-BIT DELTA-SIGMA ADC, SERIAL ACCESS, PDSO28 PDF资料下载
参数资料
| 型号： | TLC320AD57CDW |
| 厂商： | TEXAS INSTRUMENTS INC |
| 元件分类： | ADC |
| 英文描述： | 1-CH 18-BIT DELTA-SIGMA ADC, SERIAL ACCESS, PDSO28 |
| 封装： | PLASTIC, SO-28 |
| 文件页数： | 21/21页 |
| 文件大小： | 129K |
| 代理商： | TLC320AD57CDW |
2–1
2 Detailed Description
The following sections contain a detailed description of the TLC320AD57C.
2.1
Power-Down and Reset Functions
The following sections contain descriptions of the power-down and reset functions of the TLC320AD57C.
2.1.1
Power Down
The power-down state is comprised of a separate digital and analog power down. The power consumption
of each is detailed in Section 3.3, Electrical Characteristics.
The digital power-down mode shuts down the digital filters and clock generators. All digital outputs are set
to an unasserted level. When the digital power-down terminal (DigPD) is pulled low, normal operation of the
device is initiated.
In slave mode, the conversion process must synchronize to an input on the LRClk terminal and the SCLK
terminal. Therefore, the conversion process is not initiated until the first rising edges on both SCLK and
LRClk are detected after DigPD is pulled low. This synchronizes the conversion cycle. All conversions are
performed at a fixed LRClk rate [MCLK /256 (CMODE low) or MCLK /384 (CMODE high)] after the initial
synchronization. After the digital power-down terminal is brought low, the output of the digital filters remains
invalid for 50 LRClk cycles [see Figures 2–1(a) and 2–1(b)].
In master mode, LRClk is an output; therefore, the conversion process initiates based on internal timing.
The first valid data out occurs as shown in Figure 2–1(c).
The analog power-down mode disables the analog modulators. The single-bit modulator outputs become
invalid, which renders the outputs of the digital filters invalid. When the analog power-down terminal is
brought low, the modulators are brought back online; however, the outputs of the digital filters require 50
LRClk cycles for valid results.
相关PDF资料 |
PDF描述 |
|---|---|
| TLC320AD57CDWR | 1-CH 18-BIT DELTA-SIGMA ADC, SERIAL ACCESS, PDSO28 |
| TLC320AD58CDWR | 2-CH 18-BIT DELTA-SIGMA ADC, SERIAL ACCESS, PDSO28 |
| TLC320AD58CDW | 2-CH 18-BIT DELTA-SIGMA ADC, SERIAL ACCESS, PDSO28 |
| TLC320AD77CDBLE | SPECIALTY CONSUMER CIRCUIT, PDSO28 |
| TLC320AD77CDBR | SPECIALTY CONSUMER CIRCUIT, PDSO28 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TLC320AD57CDWR | 制造商:TI 制造商全称:Texas Instruments 功能描述:Sigma-Delta Stereo Analog-to-Digital Converter |
| TLC320AD58 | 制造商:TI 制造商全称:Texas Instruments 功能描述:Sigma-Delta Stereo Analog-to-Digital Converter |
| TLC320AD58C | 制造商:TI 制造商全称:Texas Instruments 功能描述:Sigma-Delta Stereo Analog-to-Digital Converter |
| TLC320AD58CDW | 制造商:TI 制造商全称:Texas Instruments 功能描述:Sigma-Delta Stereo Analog-to-Digital Converter |
| TLC320AD58CDWR | 制造商:TI 制造商全称:Texas Instruments 功能描述:Sigma-Delta Stereo Analog-to-Digital Converter |
发布紧急采购，3分钟左右您将得到回复。