- 您现在的位置：买卖IC网 > PDF目录98238 > TLC320AD77CDBLE (TEXAS INSTRUMENTS INC) SPECIALTY CONSUMER CIRCUIT, PDSO28 PDF资料下载
参数资料
| 型号： | TLC320AD77CDBLE |
| 厂商： | TEXAS INSTRUMENTS INC |
| 元件分类： | 消费家电 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PDSO28 |
| 封装： | PLASTIC, SSOP-28 |
| 文件页数： | 4/31页 |
| 文件大小： | 215K |
| 代理商： | TLC320AD77CDBLE |
第1页第2页第3页当前第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页
2–2
2.7
ADC Analog Input
The ADC accepts a differential input with a maximum value that does not exceed approximately 4 Vpp. See
Section 5.1,
Single-Ended to Differential External Analog Front-End Circuit for a description of the
recommended external analog front end.
2.8
DAC Analog Output
The DAC outputs a single-ended signal with a max value of 0.7 Vrms. See Section 5.2,
External Analog
Back-End Circuit for a description of the recommended back-end circuit.
2.9
Sigma-Delta ADC
The sigma-delta ADC is a third order modulator with 128 times oversampling in normal speed operation.
The ADC provides high resolution and low noise performance using over-sampling techniques.
2.10 Decimation Filter
The decimation filter reduces the digital data rate to the sampling rate. This is accomplished by decimating
with a ratio of 1:128. The output of this filter is a 2s complement 16-, 20-, 24-bit word clocking at the sample
rate selected.
2.11 Sigma-Delta DAC
The sigma-delta DAC is a seventh order modulator with 128 times oversampling. The DAC provides
high-resolution, low noise, from a 1-bit converter using over-sampling techniques.
2.12 Interpolation Filter
The interpolation filter resamples the digital data at a rate 128 times the incoming sample rate. The
high-speed data output is then used in the sigma-delta DAC.
2.13 De-emphasis
De-emphasis is supported for three sampling rates: 32 kHz, 44.1 kHz, and 48 kHz and selected with the
DEM0 and DEM1 pins.
2.14 Serial Interface Formats
The TLC320AD77C operates only in slave mode. It requires externally supplied MCLK (master clock), and
LRCLK (left/right clock), and SCLK (shift clock) inputs. There are two options for selecting the clock rates.
If a 384 fs MCLK rate is selected, then a LRCLK frame of 48 SCLKs must be supplied. If a 256 fs MCLK is
selected, then a LRCLK of 64 SCLKs must be supplied.
A detection circuit automatically senses at which rate the MCLK is operating.
The MCLK and SCLK must be synchronous and their edges must be at least 3 ns apart.
If the LRCLK phase changes more than 10 MCLKs then the device automatically resets.
The TLC320AD77C is compatible with eight different serial interfaces. Available interface options are IIS,
right justified, left justified, and DSP frame. The following table indicates how the eight options are selected
using the MOD0, MOD1, and MOD2 pins. All serial interface options at either 16-, 20-, or 24-bits can operate
with SCLK at 48*fs or 64*fs except for the 16-bit DSP mode which should use SCLK = 64 fs.
相关PDF资料 |
PDF描述 |
|---|---|
| TLC320AD77CDBR | SPECIALTY CONSUMER CIRCUIT, PDSO28 |
| TLC320AD77CDBG4 | SPECIALTY CONSUMER CIRCUIT, PDSO28 |
| TLC320AD77CDBRG4 | SPECIALTY CONSUMER CIRCUIT, PDSO28 |
| TLC320AD77CDB | SPECIALTY CONSUMER CIRCUIT, PDSO28 |
| TLC320AD80CPM | SPECIALTY CONSUMER CIRCUIT, PQFP64 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TLC320AD77CDBR | 功能描述:接口—CODEC STEREO AUDIO ADA RoHS:否 制造商:Texas Instruments 类型: 分辨率: 转换速率:48 kSPs 接口类型:I2C ADC 数量:2 DAC 数量:4 工作电源电压:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:DSBGA-81 封装:Reel |
| TLC320AD77CDBRG4 | 功能描述:接口—CODEC STEREO AUDIO ADA RoHS:否 制造商:Texas Instruments 类型: 分辨率: 转换速率:48 kSPs 接口类型:I2C ADC 数量:2 DAC 数量:4 工作电源电压:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:DSBGA-81 封装:Reel |
| TLC320AD80C | 制造商:TI 制造商全称:Texas Instruments 功能描述:Audio Processor Subsystem |
| TLC320AD80CPM | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述: |
| TLC320AD81C | 制造商:TI 制造商全称:Texas Instruments 功能描述:Stereo Audio Digital Equalizer DC |
发布紧急采购，3分钟左右您将得到回复。