- 您现在的位置：买卖IC网 > PDF目录98238 > TLC3578IDW (TEXAS INSTRUMENTS INC) 8-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO24 PDF资料下载
参数资料
| 型号： | TLC3578IDW |
| 厂商： | TEXAS INSTRUMENTS INC |
| 元件分类： | ADC |
| 英文描述： | 8-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO24 |
| 封装： | GREEN, PLASTIC, SOP-24 |
| 文件页数： | 13/49页 |
| 文件大小： | 1137K |
| 代理商： | TLC3578IDW |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页当前第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页
TLC3574, TLC3578, TLC2574, TLC2578
5V ANALOG, 3/5V DIGITAL, 14/12BIT, 200KSPS, 4/8CHANNEL
SERIAL ANALOGTODIGITAL CONVERTERS WITH ±10V INPUTS
SLAS262C OCTOBER 2000 REVISED MAY 2003
20
WWW.TI.COM
start of operation cycle (continued)
CS initiates the operation: If FS is high at the falling edge of CS, the falling edge of CS initiates the operation.
When CS is high, SDO is in high-impedance state, the signals on SDI are ignored, and SCLK is disabled to clock
the serial data. The falling edge of CS resets the internal 4-bit counter and enables SDO, SDI, and SCLK. The
MSB of the input data via SDI, ID(15), is latched at the first falling edge of SCLK following the falling edge of
CS. The MSB of output data from SDO, OD(15), is valid before this SCLK falling edge. This mode works as an
SPI interface when CS is used as SLAVE SELECT (SS). It also can be used as normal DSP interface if CS
connects to the frame sync output of the host DSP. FS must be tied to high in this mode.
FS initiates the operation: If FS is low at the falling edge of CS, the rising edge of FS initiates the operation.
It resets the internal 4-bit counter, and enables SDI, SDO, and SCLK. The ID(15) is latched at the first falling
edge of SCLK following the falling edge of FS. OD(15) is valid before this falling edge of SCLK. This mode is
used to interface the converter with a serial port of the host DSP. The FS of the device is connected to the frame
sync of the host DSP. When several devices are connected to one DSP serial port, CS is used as chip select
to allow the host DSP to access each device individually. If only one converter is used, CS can be tied to low.
After the initiation, the remaining SDI data bits (if any) are shifted in and the remaining bits of SDO (if any) are
shifted out at the rising edge of SCLK. The input data are latched at the falling edge of SCLK, and the output
data are valid before the falling edge of SCLK. After the 4-bit counter reaches 16, the SDO goes to
high-impedance state. The output data from SDO is the previous conversion result in one shot conversion
mode, or the contents in the top of FIFO when FIFO is used (refer to Figure 20).
command period
After the rising edge of FS (FS triggers the operation) or the falling edge of CS (CS triggers the operation), SDI,
SDO, and SCLK are enabled. The first four SCLK clocks form the command period. The four MSBs of input data,
ID[15:12], are shifted in and decoded. These bits represent one of the 4-bit commands from the host, which
defines the required operation (see Table 1). The four MSB of output, OD[15:12], are also shifted out via SDO
during this period.
The commands are SELECT/CONVERSION, WRITE CFR, FIFO READ, and HARDWARE DEFAULT. The
SELECT/CONVERSION command includes SELECT ANALOG INPUT and SELECT TEST commands. All
cause a select/conversion operation. They select the analog signal being converted, and start the
sampling/conversion process after the selection. WRITE CFR causes the configuration operation, which writes
the device configuration information into CFR register. FIFO READ reads the contents in FIFO. Hardware
default mode sets the device into the hardware default mode.
After the command period, the remaining 12 bits of SDI are written into the CFR register to configure the device
if the command is WRITE CFR. Otherwise, these bits are ignored. The configuration is retained in the
autopower-down state. If the SCLK stops (while CS remains low) after the first eight bits are entered, the next
eight bits can be entered after the SCLK resumes. The data on SDI are ignored after the 4-bit counter counts
to 16 (falling edge of SCLK) or the low-to-high transition of CS, whichever happens first.
The remaining 12 bits of output data are shifted out from SDO if the command is SELECT/CONVERSION or
FIFO READ. Otherwise, the data on SDO must be ignored. In any case, the SDO goes into high-impedance
state after the 4-bit counter counts to 16 (falling edge of SCLK) or the low-to-high transition of CS, whichever
happens first.
相关PDF资料 |
PDF描述 |
|---|---|
| TLC3578IDWRG4 | 8-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO24 |
| TLC2578IDWR | 8-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO24 |
| TLC3574IPWR | 4-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20 |
| TLC2574IPWR | 4-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20 |
| TLC2574IDWR | 4-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TLC3578IDW | 制造商:Texas Instruments 功能描述:IC's |
| TLC3578IDWG4 | 功能描述:模数转换器 - ADC Serial Out Low Power RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| TLC3578IDWR | 功能描述:模数转换器 - ADC Serial Out Low Power RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| TLC3578IDWRG4 | 功能描述:模数转换器 - ADC Serial Out Low Power RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| TLC3578IPW | 功能描述:模数转换器 - ADC Serial Out Low Power RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
发布紧急采购，3分钟左右您将得到回复。