TLC8188
10-BIT, 4 MSPS, CIS/LINEAR CCD SENSOR PROCESSOR
SLAS177A – DECEMBER 1997 – REVISED SEPTEMBER 1998
10
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
PRINCIPLES OF OPERATION
color selection mode description
FME
MM1
MM0
NAME
DESCRIPTION
0
0
0
Internal, no force mux
Input mux, offset and gain register selected from internal register bits INTM1, INTM0
0
0
1
External, no force mux
Input mux, offset and gain register selected from external pins MA1, MA0
MA1
MA0
0
0
Red
0
1
Green
1
0
Blue
0
1
0
Auto-cycling, no force mux
Input mux, offset and gain register auto-cycled, R
→
G
→
B
→
R on ACYC pulse.
Input mux selected from internal register bits FM1, FM0; offset and gain register
selected from internal register bits INTM1, INTM0
1
0
0
Internal, force mux
1
0
1
External, force mux
Input mux selected from internal register bits FM1, FM0; offset and gain register
selected from external pins MA1, MA0
1
1
0
Auto-cycling, force mux
Input mux selected from internal register bits FM1, FM0; offset and gain register
auto-cycled, R
→
G
→
B
→
R on ACYC pulse
setup register 3 description
BIT
NAME
DEFAULT
DESCRIPTION
B1, B0
RCL1, RCL0
No default setting
These two bits control the input clamp voltage levels.
RCL1
RCL0
0
0
0
1
Clamp low, 1.5 V
Clamp high, 2.5 V
software reset description
BIT
DESCRIPTION
B7–B0
Software reset, reset system to the default settings.
auto-cycle reset description
BIT
DESCRIPTION
B7–B0
In auto-cycling mode this will reset auto-cycling to RED channel, RED gain register, and RED offset register.
read-only I.D. description
BIT
NAME
DEFAULT
DESCRIPTION
B7–B0
ID
Hard-coded device revision identification. This can be read in one of the test modes.
test register description
BIT
NAME
DEFAULT
DESCRIPTION
B5–B0
RA5–RA0
00
These six bits select the internal register to be read out at the output data bus.
B7
ST
0
Self test. 1 – self-test enable, the DAC output is connected to the PGA input. 0 – self-test disable (default)
B6
RR
0
Read internal register value from the output data bus. 1 – read enable, 0 – read disable (default). When
the RR bit is set to 1, the content of a register specified by RA5–RA0 can be read from the parallel data
bus upper 8 bits, OP(9–2). Both the parallel and serial ports can be used to write any internal registers,
but only the parallel port is used to read the registers.