参数资料
型号: TLV1548CDBG4
厂商: TEXAS INSTRUMENTS INC
元件分类: ADC
英文描述: 8-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20
封装: GREEN, PLASTIC, SSOP-20
文件页数: 34/37页
文件大小: 693K
代理商: TLV1548CDBG4
TLV1544C, TLV1544I, TLV1548C, TLV1548I, TLV1548M
LOW-VOLTAGE 10-BIT ANALOG-TO-DIGITAL CONVERTERS
WITH SERIAL CONTROL AND 4/8 ANALOG INPUTS
SLAS139C – DECEMBER 1996 – REVISED JANUARY 1999
6
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
DSP interface
The TLV1544/1548 can also interface with a DSP, from the TMS320 family for example, through a serial port.
The analog-to-digital converter (ADC) serves as a slave device where the DSP supplies FS and the serial I/O
CLK. Transmit and receive operations are concurrent. The falling edge of FS must occur no later than seven
I/O CLK periods after the falling edge of CS.
DSP I/O cycles differ from microprocessor I/O cycles in the following ways:
D When interfaced with a DSP, the output data MSB is available afterFS↓. The remaining output datachanges
on the rising edge of I/O CLK. The input data is sampled on the first four falling edges of I/O CLK after FS
and when INV CLK is high, or the first four rising edges of I/O CLK after FS
↓ and when INV CLK is low. This
operation is inverted when interfaced with a microprocessor.
D A new DSP I/O cycle is started on the rising edge of I/O CLK after the rising edge of FS. The internal state
machine is reset on each falling edge of I/O CLK when FS is high. This operation is opposite when interfaced
with a microprocessor.
D The TLV1544/1548 supports a 16-clock cycle when interfaced with a DSP. The output data is padded with
six trailing zeros when it is operated in DSP mode.
Table 2. TLV1544/TLV1548 Serial Interface Modes
I/O
INTERFACE MODE
I/O
MICROPROCESSOR ACTION
DSP ACTION
CS
Initializes counter
Samples state of FS
CS
Resets state machine and disable I/O
Disables I/O
FS
Connects to VCC
Connects to DSP FSX output
Initializes the state machine at each CLK
↓ after FS↑
Starts a new cycle at each CLK
↑ following the initialization
(initializes the counter)
I/O CLK
Starts sampling of the analog input started at fourth I/O CLK
Conversion started at tenth I/O CLK
Starts sampling of the analog input at fourth I/O CLK
Starts sampling of the analog input at tenth I/O CLK
DATA IN
Samples input data on I/O CLK
↑ (INV CLK high)
Samples input data on I/O CLK
↓ (INV CLK low)
Samples input data at I/O CLK
↓ (INV CLK high)
Samples input data at I/O CLK
↑ (INV CLK low)
DATA OUT
Makes MSB available on CS
Changes remaining data on I/O CLK
Makes MSB available FS
Changes remaining data at each following I/O CLK
↑ after
FS
相关PDF资料
PDF描述
TLV1544CPWG4 4-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO16
5962-9855002QXA PLL FREQUENCY SYNTHESIZER, 2500 MHz, CDSO20
LMX2325WG-MLS/NOPB PLL FREQUENCY SYNTHESIZER, 2500 MHz, CDSO20
5962-9855501VPA TIMER, CDIP8
5962-9865901HXX DUAL 3-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
相关代理商/技术参数
参数描述
TLV1548CDBLE 制造商:TI 制造商全称:Texas Instruments 功能描述:LOW-VOLTAGE 10-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL AND 4/8 ANALOG INPUTS
TLV1548CDBR 功能描述:模数转换器 - ADC 10-Bit 85 kSPS Serial Out RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32
TLV1548CDBRG4 功能描述:模数转换器 - ADC 10-Bit 85 kSPS Serial Out RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32
TLV1548-EP 制造商:TI 制造商全称:Texas Instruments 功能描述:LOW-VOLTAGE 10-BIT ANALOG-TO-DIGITAL CONVERTER WITH SERIAL CONTROL AND 8 ANALOG INPUTS
TLV1548I 制造商:TI 制造商全称:Texas Instruments 功能描述:LOW-VOLTAGE 10-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL AND 4/8 ANALOG INPUTS