收藏本站
参数资料
型号： TLV2548QDWG4
厂商： TEXAS INSTRUMENTS INC
元件分类： ADC
英文描述： 8-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20
封装： PLASTIC, SOIC-20
文件页数： 14/43页
文件大小： 989K
代理商： TLV2548QDWG4
TLV2544Q, TLV2548Q, TLV2548M
3V TO 5.5V, 12BIT, 200KSPS, 4/8CHANNEL, LOW POWER
SERIAL ANALOGTODIGITAL CONVERTERS WITH AUTOPOWERDOWN
SGLS119F FEBRUARY 2002 REVISED OCTOBER 2009
21
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
recommended operating conditions
MIN
NOM
MAX
UNIT
Supply voltage, VCC
3
3.3
5.5
V
Analog input voltage (see Note 3)
0
VCC
V
High level control input voltage, VIH
2.1
V
Low-level control input voltage, VIL
0.6
V
Setup time, tsu(CS-SCLK) CS falling edge before
SCLK rising edge (FS=1) or before SCLK falling
VCC = 4.5 V, SCLK = 20 MHz
20
ns
su(CS-SCLK)
SCLK rising edge (FS=1) or before SCLK falling
edge (when FS is active)
VCC = 3 V, SCLK = 20 MHz
30
ns
Hold time, CS rising edge after SCLK rising edge
(FS=1) or after SCLK falling edge (when FS is
VCC = 4.5 V
10
ns
(FS=1) or after SCLK falling edge (when FS is
active), th(SCLK-CS)
VCC = 3 V
15
ns
Delay time, delay from CS falling edge to FS rising edge, td(CSL-FSH)
0.5
SCLKs
Delay time, delay time from 16th SCLK falling edge to CS rising edge (FS is active),
td(SCLK16L-CSH)
0.5
SCLKs
Setup time, FS rising edge before SCLK falling edge, tsu(FSH-SCLKL)
20
ns
Hold time, FS hold high after SCLK falling edge, th(FSH-SCLKL)
30
37
ns
Pulse width, CS high time, twH(CS)
100
ns
Pulse width, FS high time, twH(FS)
0.75
1
SCLKs
SCLK cycle time, VCC = 3 V to 3.6V, tc(SCLK)
67
10000
ns
SCLK cycle time, VCC = 4.5 V to 5.5V, tc(SCLK)
50
10000
ns
Pulse width, SCLK low time, twL(SCLK)
VCC = 4.5 V
22
ns
Pulse width, SCLK low time, twL(SCLK)
VCC = 3 V
27
ns
Pulse width, SCLK high time, twH(SCLK)
VCC = 4.5 V
22
ns
Pulse width, SCLK high time, twH(SCLK)
VCC = 3 V
27
ns
Setup time, SDI valid before falling edge of SCLK (FS is active) or the rising edge of
SCLK (FS=1), tsu(DI-SCLK)
25
ns
Hold time, SDI hold valid after falling edge of SCLK (FS is active) or the rising edge
of SCLK (FS=1), th(DI-SCLK)
5
ns
Delay time, delay from CS falling edge to SDO valid, td(CSL-DOV)
25
ns
Delay time, delay from FS falling edge to SDO valid, td(FSL-DOV)
25
ns
VCC = 5.5 V
SDO = 0 pF
0.5 SCLK
+ 5
Delay time, delay from SCLK falling edge (FS is
active) or SCLK rising edge (FS=1) to SDO valid,
VCC = 5.5 V
SDO = 60 pF
0.5 SCLK
+ 24
ns
active) or SCLK rising edge (FS=1) to SDO valid,
td(SCLK-DOV)
VCC = 3.3 V
SDO = 0 pF
0.5 SCLK
+ 12
ns
VCC = 3.3 V
SDO = 60 pF
0.5 SCLK
+ 33
Delay time, delay from CS rising edge to SDO 3-state, td(CSH-DOZ)
80
ns
Delay time, delay from 17th SCLK rising edge (FS is active) or the 16th falling edge
(FS=1) to EOC falling edge, td(SCLK-EOCL)
45
ns
Delay time, delay from 16th SCLK falling edge to INT falling edge (FS =1) or from the
17th rising edge SCLK to INT falling edge (when FS active), td(SCLK-INT)
Min t(conv)
s
Delay time, delay from CS falling edge to INT rising edge, td(CSL-INTH)
50
ns
Delay time, delay from CS rising edge to CSTART falling edge, td(CSH-CSTARTL)
100
ns
Delay time, delay from CSTART rising edge to EOC falling edge, td(CSTARTH-EOCL)
50
ns
Pulse width, CSTART low time, twL(CSTART)
Min t(sample)
s
NOTE 3: When binary output format is used, analog input voltages greater than that applied to REFP convert as all ones (111111111111), while
input voltages less than that applied to REFM convert as all zeros (000000000000). The device is functional with reference down to
1 V. (VREFP VREFM 1); however, the electrical specifications are no longer applicable.
相关PDF资料
PDF描述
5962-9957001QRA 4-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, CDIP20
TLV2548MJ 4-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, CDIP20
5962-9957601Q2A SERIAL INPUT LOADING, 3.5 us SETTLING TIME, 12-BIT DAC, CQCC20
5962-9957601QPA SERIAL INPUT LOADING, 3.5 us SETTLING TIME, 12-BIT DAC, CDIP8
TLV5638CDR SERIAL INPUT LOADING, 3.5 us SETTLING TIME, 12-BIT DAC, PDSO8
相关代理商/技术参数
参数描述
TLV2548QDWR 功能描述:模数转换器 - ADC 12 Bit 200 kSPS Lo Pwr RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32
TLV2548QDWRG4 功能描述:模数转换器 - ADC Auto Cat 12B 200 kSPS ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32
TLV2553EVM 功能描述:数据转换 IC 开发工具 TLV2553 Eval Mod RoHS:否 制造商:Texas Instruments 产品:Demonstration Kits 类型:ADC 工具用于评估:ADS130E08 接口类型:SPI 工作电源电压:- 6 V to + 6 V
TLV2553EVM-PDK 功能描述:TLV2553 - 12 Bit 200k Samples per Second Analog to Digital Converter (ADC) Evaluation Board 制造商:texas instruments 系列:- 零件状态:有效 A/D 转换器数:1 位数:12 采样率（每秒）:200k 数据接口:SPI 输入范围:0 ~ VREF 不同条件下的功率（典型值）:- 使用的 IC/零件:TLV2553 所含物品:板 标准包装:1
TLV2553IDW 功能描述:模数转换器 - ADC 12-Bit 200 KSPS 11 Ch Lo-Pwr RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*