- 您现在的位置：买卖IC网 > PDF目录98252 > TLV320AIC10IPFB (TEXAS INSTRUMENTS INC) SPECIALTY CONSUMER CIRCUIT, PQFP48 PDF资料下载
参数资料
| 型号： | TLV320AIC10IPFB |
| 厂商： | TEXAS INSTRUMENTS INC |
| 元件分类： | 消费家电 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
| 封装： | GREEN, PLASTIC, TQFP-48 |
| 文件页数： | 17/57页 |
| 文件大小： | 454K |
| 代理商： | TLV320AIC10IPFB |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页当前第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页
2–10
2.7.4
Frame-Sync (FS) Function—Slave Mode
The slave mode is selected by connecting pin M/S to LO. The frame-sync timing is generated externally by the master,
as shown in Figure 2–13 (that is, FSD) and is applied to FS of the slave to control the ADC and DAC timing.
MP
32 SCLKs
FSD (Master)
to FS (Slave)
FS
(Master to DSP)
SP
MS
SS
MP
NOTE: MP: master primary (master-device data is transferred during this period, the DOUT of the slave device is in high-impedance state).
SP: slave primary (slave device data is transferred during this period, the DOUT of master device is in high-impedance state).
MS: master secondary (master device control register information is transferred during this period, the DOUT of slave device is in high-
impedance state).
SS: slave secondary (slave device control register information is transferred during this period, the DOUT of master device is in high-
impedance state).
Figure 2–13. Master Device’s FS Output to DSP and FSD Output to the Slave
2.7.5
Frame-Sync Delayed (FSD) Function, Cascade Mode
In cascade mode, the DSP must be able to identify the master and slaves according to the register map shown in
Appendix A. Each device in the cascade contains a 3-bit cascade register (D15-D13 in the register address) that has
been programmed by the ACD (automatic cascade detection) with an address value equal to its position in the
cascade during the device’s power-up initialization (see Appendix A). The device address of the master is always
equal to the number of slaves in the cascade. For example, in Figure 2–14, D15-D13 of the master is 011, as shown
in row 4 of Table A-1 (Appendix A). The DSP receives all frame-sync pulses from the master though the masters FS.
The master FSD is output to the first slave, and the first slave FSD is output to the second slave device, and so on.
Figure 2–14 shows the cascade of 4 TLV320AIC10s in which the closest one to the DSP is the master, and the rest
are slaves. The FSD output of each device is input to the FS terminal of the succeeding device. Figure 2–15 shows
the FSD timing sequence in the cascade.
MCLK
DIN
DOUT
FS
SCLK
MCLK
DIN
DOUT
FS
SCLK
MCLK
DIN
DOUT
FS
SCLK
Slave 2
Slave 1
Slave 0
Master
MCLK
DIN
DOUT
FSD
SCLK
FSD
FS
CLKOUT
DX
DR
FSX
FSR
CLKX
CLKR
TMS320C54XX
DVDD
FSD
M/S
(or Master Clock Source)
DVDD
1 k
Figure 2–14. Cascade Mode Connection (to DSP Interface)
相关PDF资料 |
PDF描述 |
|---|---|
| TLV320AIC10CGQE | SPECIALTY CONSUMER CIRCUIT, PBGA80 |
| TLV320AIC10IGQE | SPECIALTY CONSUMER CIRCUIT, PBGA80 |
| TLV320AIC10CGQER | SPECIALTY CONSUMER CIRCUIT, PBGA80 |
| TLV320AIC10IGQER | SPECIALTY CONSUMER CIRCUIT, PBGA80 |
| TLV320AIC11C | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TLV320AIC10IPFBG4 | 功能描述:接口—CODEC 18-Bit Regstr Bus Trncvr W/3-St Otpt RoHS:否 制造商:Texas Instruments 类型: 分辨率: 转换速率:48 kSPs 接口类型:I2C ADC 数量:2 DAC 数量:4 工作电源电压:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:DSBGA-81 封装:Reel |
| TLV320AIC10PFB | 制造商:TI 制造商全称:Texas Instruments 功能描述:General-Purpose 3V to 5.5V 16-bit 22-KSPS DSP CODEC |
| TLV320AIC11 | 制造商:TI 制造商全称:Texas Instruments 功能描述:General-Purpose Low-Voltage 1.1V to 3.6V/0 16-bit 22-KSPS DSP CODEC |
| TLV320AIC1103 | 制造商:TI 制造商全称:Texas Instruments 功能描述:PCM CODEC |
| TLV320AIC1103EVM | 功能描述:音频 IC 开发工具 TLV320AIC1103 Eval Mod RoHS:否 制造商:Texas Instruments 产品:Evaluation Kits 类型:Audio Amplifiers 工具用于评估:TAS5614L 工作电源电压:12 V to 38 V |
发布紧急采购，3分钟左右您将得到回复。