参数资料
型号: TLV320AIC11CPFBG4
厂商: TEXAS INSTRUMENTS INC
元件分类: 消费家电
英文描述: SPECIALTY CONSUMER CIRCUIT, PQFP48
封装: GREEN, PLASTIC, TQFP-48
文件页数: 7/55页
文件大小: 263K
代理商: TLV320AIC11CPFBG4
2–1
2 Functional Description
2.1
Device Functions
2.1.1
Operating Frequencies
The sampling frequency represented by the frequency of the primary communication is derived from the master clock
(MCLK) input with the following equation:
Fs = Sampling (conversion) frequency = MCLK/(256
× N), N = 1, 2..., 32
The inverse of the sampling frequency is the time between the falling edges of two successive primary frame-sync
signals. This time is the conversion period. For example, to set the conversion rate to 8 kHz, MCLK = 256
× N × 8000.
NOTE:The value of N is defined in control register 2 and its power-up value is 32.
2.1.2
ADC Signal Channel
Both IN (INP, INM) and AUX (AURXFP, AURXM) inputs can use the built-in antialiasing filter that can be bypassed
by writing a 1 to bit D5 of control register 1. The AUX input can also be connected to the general-purpose amplifier
A1 for general-purpose applications, such as electret-microphone interface and 2-to-4-wire hybrid interface, by
writing a 1 to bit D6 of control register 1. Bit D4 of control register 1 selects between IN or AUX for the ADC. The
selected input signal is amplified by the PGA and applied to the ADC input. The ADC converts the signal into
discrete-output digital words in 2s-complement data format, corresponding to the analog-signal value at sampling
time. These 16-bit (or 15-bit) digital words, representing sampled values of the analog input signal after PGA, are
clocked out of the serial port (DOUT) at the positive edge of SCLK during the frame-sync (FS) interval at the rate of
one bit for each SCLK and one word for each primary communication. During secondary communication, the data
previously programmed into the registers can be read out. If a register read is not required, all 16 bits are cleared to
0 in the secondary communication. This read operation is accomplished by sending the appropriate register address
(D11-D9) with the read bit (D12) set to 1 during present secondary communication. The timing sequence is shown
in Figures 2–1 and 2–2.
The decimation FIR filter can be bypassed by writing a 1 to bit D2 of control register 1. The whole ADC channel can
be turned off for power savings by writing 01 to bits D2 and D1 of control register 3.
D0
16 SCLKs
SCLK
FS
DOUT
(16-bit)
DOUT
(15+1-bit)
D1
MSB
LSB
D15
M/S
D1
0
1
15
16
MSB
D15
D14
……
NOTES: A. M/S is used to indicate whether the 15-bit data comes from a master or a slave device (master: M/S=1, slave: M/S=0).
B. The MSB (D15) is stable (the host can latch the data in at this time) at the falling edging of SCLK number 0; the last bit (D0,M/S)
is stable at the falling edging of SCLK number 15.
相关PDF资料
PDF描述
TLV320A11IPFBG4 SPECIALTY CONSUMER CIRCUIT, PQFP48
TLV320AIC11IPFBG4 SPECIALTY CONSUMER CIRCUIT, PQFP48
TLV320AIC13C SPECIALTY CONSUMER CIRCUIT, PDSO30
TLV320AIC13I SPECIALTY CONSUMER CIRCUIT, PDSO30
TLV320AIC14C SPECIALTY CONSUMER CIRCUIT, PDSO30
相关代理商/技术参数
参数描述
TLV320AIC11EVM 功能描述:音频 IC 开发工具 TLV320AIC11 Eval Mod RoHS:否 制造商:Texas Instruments 产品:Evaluation Kits 类型:Audio Amplifiers 工具用于评估:TAS5614L 工作电源电压:12 V to 38 V
TLV320AIC11I 制造商:TI 制造商全称:Texas Instruments 功能描述:General-Purpose Low-Voltage 1.1V to 3.6V/0 16-bit 22-KSPS DSP CODEC
TLV320AIC11IPFB 功能描述:接口—CODEC Gen Purp Lo-I/O Vltg 16-Bit 22-KSPS DSP RoHS:否 制造商:Texas Instruments 类型: 分辨率: 转换速率:48 kSPs 接口类型:I2C ADC 数量:2 DAC 数量:4 工作电源电压:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:DSBGA-81 封装:Reel
TLV320AIC11IPFBG4 功能描述:接口—CODEC 12-Bit To 24-Bit Reg Bus Exchg W/3-St Otp RoHS:否 制造商:Texas Instruments 类型: 分辨率: 转换速率:48 kSPs 接口类型:I2C ADC 数量:2 DAC 数量:4 工作电源电压:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:DSBGA-81 封装:Reel
TLV320AIC11PFB 制造商:TI 制造商全称:Texas Instruments 功能描述:General-Purpose Low-Voltage 1.1V to 3.6V/0 16-bit 22-KSPS DSP CODEC