- 您现在的位置：买卖IC网 > PDF目录98252 > TLV320AIC13C (TEXAS INSTRUMENTS INC) SPECIALTY CONSUMER CIRCUIT, PDSO30 PDF资料下载
参数资料
| 型号： | TLV320AIC13C |
| 厂商： | TEXAS INSTRUMENTS INC |
| 元件分类： | 消费家电 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PDSO30 |
| 封装： | PLASTIC, SOP-30 |
| 文件页数： | 10/55页 |
| 文件大小： | 455K |
| 代理商： | TLV320AIC13C |
第1页第2页第3页第4页第5页第6页第7页第8页第9页当前第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页
3–5
3.4
IIR/FIR Control
3.4.1
Overflow Flags
The decimation IIR/FIR filter sets an overflow flag (bit D7) of control register 1 indicating that the input analog signal
has exceeded the range of internal decimation filter calculations. The interpolation IIR/FIR filter sets an overflow flag
(bit D4) of control register 1 indicating that the digital input has exceeded the range of internal interpolation filter
calculations. When the IIR/FIR overflow flag is set in the register, it remains set until the user reads the register.
Reading this value resets the overflow flag. These flags need to be reset after power-up by reading the register. If
FIR/IIR overflow occurs, the input signal is attenuated by either the PGA or some other method.
3.4.2
IIR/FIR Bypass Mode
An option is provided to bypass IIR/FIR filter sections of the decimation filter and the interpolation filter. This mode
is selected through bit D6 of control register 2 and effectively increases the frequency of the FS signal to four times
normal output rate of the IIR/FIR-filter. For example, for a normal sampling rate of 8 Ksps (i.e., FS = 8 kHz) with IIR/FIR,
if the IIR/FIR is bypassed, the frequency of FS is readjusted to 4
×8 kHz = 32 kHz. The sinc filters of the two paths
can not be bypassed. A maximum of eight devices in cascade can be supported in the IIR/FIR bypassed mode.
In this mode , the ADC channel outputs data which has been decimated only till 4 Fs. Similarly DAC channel input
needs to be pre-interpolated to 4 Fs before being given to the device. This mode allows users the flexibility to
implement their own filter in DSP for decimation and interpolation. M should be a multiple of 4 during IIR/FIR Bypass
mode.
3.5
System Reset and Power Management
3.5.1
Software and Hardware Reset
The TLV320AIC13 resets internal counters and registers in response to either of two events:
A low-going reset pulse is applied to terminal RESET
A 1 is written to the programmable software reset bits (D5 of control register 3)
NOTE:The TLV320AIC13 requires a power-up reset applied to the RESET pin.
Either event resets the control registers and clears all sequential circuits in the device. The H/W RESET (active low)
signal is at least 6 master clock periods long. As soon as the RESET input is applied, the TLV320AIC13 enters the
initialization cycle that lasts for 132 MCLKs, during which the DSPs serial port is put in 3-state. For a cascaded system
the rise time of H/W RESET needs to be less than the MCLK period and should satisfy setup time requirement of 2 ns
with respect to MCLK rise-edge. In stand-alone-slave mode SCLK must be running during RESET. RESET must be
synchronized with MCLK in all cases.
3.5.2
Power Management
Most of the device (all except the digital interface) enters the power-down mode when D7 and D6, in control register
3, are set to 1. When the PWRDN pin is low, the entire device is powered down. In either case, register contents are
preserved and the output of the amplifier is held at midpoint voltage to minimize pops and clicks.
The amount of power drawn during software power down is higher than during a hardware power down because of
the current required to keep the digital interface active. Additional differences between software and hardware
power-down modes are detailed in the following paragraphs.
3.5.2.1 Software Power-Down
Data bits D7 and D6 of control register 3 are used by TLV320AIC13 to turn on or off the software power-down mode,
which takes effect in the next frame FS. The ADC and DAC can be powered down individually. In the software
power-down, the digital interface circuit is still active while the internal ADC and DAC channel and differential outputs
OUTPx and OUTMx are disabled, and DOUT is put in 3-state in the data frame only. Register data in the control frame
is still accepted via DIN, but data in the data frame is ignored. The device returns to normal operation when D7 and
D6 of control register 3 are reset.
相关PDF资料 |
PDF描述 |
|---|---|
| TLV320AIC13I | SPECIALTY CONSUMER CIRCUIT, PDSO30 |
| TLV320AIC14C | SPECIALTY CONSUMER CIRCUIT, PDSO30 |
| TLV320AIC14I | SPECIALTY CONSUMER CIRCUIT, PDSO30 |
| TLV320AIC22PT | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
| TLV320AIC22PTR | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TLV320AIC13CDBT | 功能描述:接口—CODEC Single CODEC RoHS:否 制造商:Texas Instruments 类型: 分辨率: 转换速率:48 kSPs 接口类型:I2C ADC 数量:2 DAC 数量:4 工作电源电压:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:DSBGA-81 封装:Reel |
| TLV320AIC13CDBTG4 | 功能描述:接口—CODEC Single CODEC RoHS:否 制造商:Texas Instruments 类型: 分辨率: 转换速率:48 kSPs 接口类型:I2C ADC 数量:2 DAC 数量:4 工作电源电压:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:DSBGA-81 封装:Reel |
| TLV320AIC13CDBTR | 功能描述:接口—CODEC Lo-Pwr Mono Voice Band CODEC RoHS:否 制造商:Texas Instruments 类型: 分辨率: 转换速率:48 kSPs 接口类型:I2C ADC 数量:2 DAC 数量:4 工作电源电压:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:DSBGA-81 封装:Reel |
| TLV320AIC13CDBTRG4 | 功能描述:接口—CODEC Lo-Pwr Mono Voice Band CODEC RoHS:否 制造商:Texas Instruments 类型: 分辨率: 转换速率:48 kSPs 接口类型:I2C ADC 数量:2 DAC 数量:4 工作电源电压:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:DSBGA-81 封装:Reel |
| TLV320AIC13EVM | 功能描述:EVALUATION MOD FOR TLV320AIC13 RoHS:否 类别:编程器，开发系统 >> 评估演示板和套件 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- 主要目的:电源管理，电池充电器 嵌入式:否 已用 IC / 零件:MAX8903A 主要属性:1 芯锂离子电池 次要属性:状态 LED 已供物品:板 |
发布紧急采购，3分钟左右您将得到回复。