- 您现在的位置：买卖IC网 > PDF目录98253 > TLV320AIC28IRGZRG4 (TEXAS INSTRUMENTS INC) SPECIALTY CONSUMER CIRCUIT, PQCC48 PDF资料下载
参数资料
| 型号： | TLV320AIC28IRGZRG4 |
| 厂商： | TEXAS INSTRUMENTS INC |
| 元件分类： | 消费家电 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PQCC48 |
| 封装： | 7 X 7 MM, GREEN, PLASTIC, QFN-48 |
| 文件页数： | 11/85页 |
| 文件大小： | 1053K |
| 代理商： | TLV320AIC28IRGZRG4 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页当前第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页
TLV320AIC28
SLAS418B FEBRUARY 2004 REVISED MAY 2005
www.ti.com
19
D Word Select Signals
The word select signal (WCLK) indicates the channel being transmitted:
— WCLK = 0: left channel for I2S mode;
— WCLK = 1: right channel for I2S mode.
For other modes refer to the timing diagrams below.
D Bitclock (BCLK) Signal
In addition to being programmable as master or slave mode, the BCLK can also be configured in two transfer
modes, 256-S transfer mode and continuous transfer mode, which are described below. These modes are
set using bit D12 of control register 06H/page 2.
D 256-S Transfer Mode
In the 256-S mode, the BCLK rate always equals 256 times the WCLK frequency. In the 256-S mode, the
combination of ADC/DAC sampling rate equal to Fsref (as selected by bit D5D0 of control register 00H/page
2) and left-justified mode is not supported. If IOVDD is equal to 1.1 V, then ADC/DAC sampling rate should be
less than 39 kHz for all modes except the left justified mode where it should be less than 24 kHz.
D Continuous Transfer Mode
In the continuous transfer mode, the BCLK rate always equals two-word length times the frequency of
WCLK.
D Right Justified Mode
In right-justified mode, the LSB of left channel is valid on the rising edge of BCLK preceding, the falling edge
on WCLK. Similarly the LSB of right channel is valid on the rising edge of BCLK preceding the rising edge of
WCLK.
BCLK
WCLK
SDIN/
SDOUT
n
n1
1
0
n
n1
1
0
1/fs
LSB
MSB
Left Channel
Right Channel
n2
2
n2
Figure 15. Timing Diagram for Right-Justified Mode
相关PDF资料 |
PDF描述 |
|---|---|
| TLV320AIC28RGZR | SPECIALTY CONSUMER CIRCUIT, PQCC48 |
| TLV320AIC28RGZ | SPECIALTY CONSUMER CIRCUIT, PQCC48 |
| TLV320AIC28IRGZG4 | SPECIALTY CONSUMER CIRCUIT, PQCC48 |
| TLV320AIC29IRGZRG4 | SPECIALTY CONSUMER CIRCUIT, PQCC48 |
| TLV320AIC29IRGZR | SPECIALTY CONSUMER CIRCUIT, PQCC48 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TLV320AIC28RGZ | 制造商:TI 制造商全称:Texas Instruments 功能描述:STEREO AUDIO CODEC WITH INTERGRATED HEADPHONE AND SPEAKER AMPLIFIERS |
| TLV320AIC28RGZR | 制造商:TI 制造商全称:Texas Instruments 功能描述:STEREO AUDIO CODEC WITH INTERGRATED HEADPHONE AND SPEAKER AMPLIFIERS |
| TLV320AIC29 | 制造商:TI 制造商全称:Texas Instruments 功能描述:STEREO AUDIO CODEC WITH INTEGRATED HEADPHONE AND SPEAKER AMPLIFIERS |
| TLV320AIC29_07 | 制造商:TI 制造商全称:Texas Instruments 功能描述:STWREO AUDIO CODEC WITH INTERGRATED HEADPHONE AND SPEAKER AMPLIFIERS |
| TLV320AIC29_08 | 制造商:TI 制造商全称:Texas Instruments 功能描述:STEREO AUDIO CODEC WITH INTEGRATED HEADPHONE AND SPEAKER AMPLIFIERS |
发布紧急采购，3分钟左右您将得到回复。