- 您现在的位置：买卖IC网 > PDF目录382622 > TMP320C6211BGLW100 (Texas Instruments, Inc.) FIXED-POINT DIGITAL SIGNAL PROCESSOR PDF资料下载
参数资料
| 型号： | TMP320C6211BGLW100 |
| 厂商： | Texas Instruments, Inc. |
| 元件分类： | 数字信号处理 |
| 英文描述： | FIXED-POINT DIGITAL SIGNAL PROCESSOR |
| 中文描述： | 定点数字信号处理器 |
| 文件页数： | 13/70页 |
| 文件大小： | 1050K |
| 代理商： | TMP320C6211BGLW100 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页当前第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页
TMS320C6205
FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS106E
OCTOBER 1999
REVISED MARCH 2004
13
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251
1443
Signal Descriptions
SIGNAL
TYPE
DESCRIPTION
NAME
NO.
CLOCK/PLL
CLKIN
J3
I
Clock Input
Clock output at half of device speed
Used for synchronous memory interface
CLKOUT2
T19
O
CLKMODE0
L3
I
Clock mode select 0
Selects whether the on-chip PLL is used or bypassed. For more details, see the
Clock PLL
section.
The PLL Multiply Factor is selected at boot configuration. For more details, see the EMIF
Data
pin descriptions and the clock PLL section.
PLLV
PLLG
PLLF
K5
L2
L1
A
§
A
§
A
§
PLL analog V
CC
connection for the low-pass filter
PLL analog GND connection for the low-pass filter
PLL low-pass filter connection to external components and a bypass capacitor
JTAG EMULATION
JTAG test-port mode select (features an internal pullup)
JTAG test-port data out
JTAG test-port data in (features an internal pullup)
JTAG test-port clock
JTAG test-port reset (features an internal pulldown)
Emulation pin 1, pullup with a dedicated 20-k
resistor
Emulation pin 0, pullup with a dedicated 20-k
resistor
RESET AND INTERRUPTS
Device reset
Nonmaskable interrupt
Edge-driven (rising edge)
TMS
TDO
TDI
TCK
TRST
EMU1
EMU0
E17
D19
D18
D17
C19
E18
F15
I
O/Z
I
I
I
I/O/Z
I/O/Z
RESET
C3
I
NMI
A8
I
EXT_INT7
EXT_INT6
EXT_INT5
EXT_INT4
IACK
INUM3
INUM2
INUM1
INUM0
B15
C15
A16
B16
A15
F12
A14
B14
C14
I
External interrupts
d i
Edge-driven
Polarity independently selected via the External Interrupt Polarity Register bits (EXTPOL [3:0])
Polarity independently selected via the External Interrupt Polarity Register bits (EXTPOL.[3:0])
O
Interrupt acknowledge for all active interrupts serviced by the CPU
O
Active interrupt identification number
V lid d i
IACK f ll
Valid during IACK for all active interrupts (not just external)
Encoding order follows the interrupt-service fetch-packet ordering
POWER-DOWN STATUS
PD
I = Input, O = Output, Z = High Impedance, S = Supply Voltage, GND = Ground
PLLV, PLLG, and PLLF are not part of external voltage supply or ground. See the
clock PLL
section for information on how to connect these pins.
§
A = Analog Signal (PLL Filter)
For emulation and normal operation, pull up EMU1 and EMU0 with a dedicated 20-k
resistor. For boundary scan, pull down EMU1 and EMU0
with a dedicated 20-k
resistor.
B18
O
Power-down modes 2 or 3 (active if high)
相关PDF资料 |
PDF描述 |
|---|---|
| TMP320C6211BGLW120 | FIXED-POINT DIGITAL SIGNAL PROCESSOR |
| TMP320C6211BGLWA100 | FIXED-POINT DIGITAL SIGNAL PROCESSOR |
| TMP320C6211GFN100 | FIXED-POINT DIGITAL SIGNAL PROCESSOR |
| TMP320C6211GFNA100 | FIXED-POINT DIGITAL SIGNAL PROCESSOR |
| TMP320C6211GGP100 | FIXED-POINT DIGITAL SIGNAL PROCESSOR |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TMP320C6211BGLW120 | 制造商:TI 制造商全称:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSOR |
| TMP320C6211BGLWA100 | 制造商:TI 制造商全称:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSOR |
| TMP320C6211GDP167 | 制造商:TI 制造商全称:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSORS |
| TMP320C6211GFN100 | 制造商:TI 制造商全称:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSOR |
| TMP320C6211GFN167 | 制造商:TI 制造商全称:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSORS |
发布紧急采购，3分钟左右您将得到回复。