参数资料
型号: TMP320C6415GLSA100
厂商: Texas Instruments, Inc.
元件分类: 数字信号处理
英文描述: FIXED-POINT DIGITAL SIGNAL PROCESSOR
中文描述: 定点数字信号处理器
文件页数: 40/70页
文件大小: 1050K
代理商: TMP320C6415GLSA100
TMS320C6205
FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS106E
OCTOBER 1999
REVISED MARCH 2004
40
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251
1443
SYNCHRONOUS-BURST MEMORY TIMING
timing requirements for synchronous-burst SRAM cycles (see Figure 19)
NO.
200
UNIT
MIN
2.5
1.5
MAX
7
8
t
su(EDV-CKO2H)
t
h(CKO2H-EDV)
Setup time, read EDx valid before CLKOUT2 high
Hold time, read EDx valid after CLKOUT2 high
ns
ns
switching characteristics over recommended operating conditions for synchronous-burst SRAM
cycles
(see Figure 19 and Figure 20)
NO.
PARAMETER
200
UNIT
MIN
P
0.8
P
4
P
0.8
P
4
P
0.8
P
4
P
0.8
P
4
P
0.8
P
4
P
1
P
4
P
0.8
MAX
1
2
3
4
5
6
9
10
11
12
13
14
15
t
osu(CEV-CKO2H)
t
oh(CKO2H-CEV)
t
osu(BEV-CKO2H)
t
oh(CKO2H-BEIV)
t
osu(EAV-CKO2H)
t
oh(CKO2H-EAIV)
t
osu(ADSV-CKO2H)
t
oh(CKO2H-ADSV)
t
osu(OEV-CKO2H)
t
oh(CKO2H-OEV)
t
osu(EDV-CKO2H)
t
oh(CKO2H-EDIV)
t
osu(WEV-CKO2H)
t
oh(CKO2H-WEV)
Output setup time, CEx valid before CLKOUT2 high
Output hold time, CEx valid after CLKOUT2 high
Output setup time, BEx valid before CLKOUT2 high
Output hold time, BEx invalid after CLKOUT2 high
Output setup time, EAx valid before CLKOUT2 high
Output hold time, EAx invalid after CLKOUT2 high
Output setup time, SDCAS/SSADS valid before CLKOUT2 high
Output hold time, SDCAS/SSADS valid after CLKOUT2 high
Output setup time, SDRAS/SSOE valid before CLKOUT2 high
Output hold time, SDRAS/SSOE valid after CLKOUT2 high
Output setup time, EDx valid before CLKOUT2 high
§
Output hold time, EDx invalid after CLKOUT2 high
Output setup time, SDWE/SSWE valid before CLKOUT2 high
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
16
Output hold time, SDWE/SSWE valid after CLKOUT2 high
P
4
ns
P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.
SDCAS/SSADS, SDRAS/SSOE, and SDWE/SSWE operate as SSADS, SSOE, and SSWE, respectively, during SBSRAM accesses.
§
For the first write in a series of one or more consecutive adjacent writes, the write data is generated one CLKOUT2 cycle early to accommodate
the ED enable time.
相关PDF资料
PDF描述
TMP320C6415GLW100 FIXED-POINT DIGITAL SIGNAL PROCESSOR
TMP320C6415GLW120 FIXED-POINT DIGITAL SIGNAL PROCESSOR
TMP320C6415GLWA100 FIXED-POINT DIGITAL SIGNAL PROCESSOR
TMP320C6416GFN100 FIXED-POINT DIGITAL SIGNAL PROCESSOR
TMP320C6416GFNA100 FIXED-POINT DIGITAL SIGNAL PROCESSOR
相关代理商/技术参数
参数描述
TMP320C6415GLW100 制造商:TI 制造商全称:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSOR
TMP320C6415GLW120 制造商:TI 制造商全称:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSOR
TMP320C6415GLWA100 制造商:TI 制造商全称:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSOR
TMP320C6416CGLZ300 制造商:TI 制造商全称:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMP320C6416CGLZ5E0 制造商:TI 制造商全称:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSORS