参数资料
型号: TMP320R2812ZHHA
厂商: Texas Instruments, Inc.
元件分类: 数字信号处理
英文描述: TMS320R2811, TMS320R2812 Digital Signal Processors
中文描述: TMS320R2811,TMS320R2812数字信号处理器
文件页数: 47/147页
文件大小: 2021K
代理商: TMP320R2812ZHHA
Functional Overview
47
June 2004
SPRS257
Normally, when the input clocks are present, the watchdog counter will decrement to initiate a watchdog reset
or WDINT interrupt. However, when the external input clock fails, the watchdog counter will stop decrementing
(i.e., the watchdog counter does not change with the limp-mode clock). This condition could be used by the
application firmware to detect the input clock failure and initiate necessary shut-down procedure for the
system.
3.7.3
PLL-Based Clock Module
R281x has an on-chip, PLL-based clock module. This module provides all the necessary clocking signals for
the device, as well as control for low-power mode entry. The PLL has a 4-bit ratio control to select different
CPU clock rates. The watchdog module should be disabled before writing to the PLLCR register. It can be
re-enabled (if need be) after the PLL module has stabilized, which takes 131072 XCLKIN cycles.
The PLL-based clock module provides two modes of operation:
Crystal-operation
This mode allows the use of an external crystal/resonator to provide the time base to the device.
External clock source operation
This mode allows the internal oscillator to be bypassed. The device clocks are generated from an external
clock source input on the X1/XCLKIN pin.
External Clock Signal
(Toggling 0
V
DD
)
C
b1
(see Note A)
X2
X1/XCLKIN
X1/XCLKIN
X2
Crystal
(a)
C
b2
(see Note A)
(b)
NC
NOTE A: TI recommends that customers have the resonator/crystal vendor characterize the operation of their device with the DSP chip. The
resonator/crystal vendor has the equipment and expertise to tune the tank circuit. The vendor can also advise the customer regarding
the proper tank component values that will ensure start-up and stability over the entire operating range.
Figure 3
9. Recommended Crystal/Clock Connection
Table 3
13. Possible PLL Configuration Modes
PLL MODE
REMARKS
SYSCLKOUT
PLL Disabled
Invoked by tying XPLLDIS pin low upon reset. PLL block is completely
disabled. Clock input to the CPU (CLKIN) is directly derived from the clock
signal present at the X1/XCLKIN pin.
XCLKIN
PLL Bypassed
Default PLL configuration upon power-up, if PLL is not disabled. The PLL
itself is bypassed. However, the /2 module in the PLL block divides the clock
input at the X1/XCLKIN pin by two before feeding it to the CPU.
XCLKIN/2
PLL Enabled
Achieved by writing a non-zero value “n” into PLLCR register. The /2 module
in the PLL block now divides the output of the PLL by two before feeding it to
the CPU.
(XCLKIN * n) / 2
3.7.4
External Reference Oscillator Clock Option
The typical specifications for the external quartz crystal for a frequency of 30 MHz are listed below:
Fundamental mode, parallel resonant
C
L
(load capacitance) = 12 pF
C
L1
= C
L2
= 24 pF
C
shunt
= 6 pF
ESR range = 25 to 40
A
相关PDF资料
PDF描述
TMP320R2812ZHHQ TMS320R2811, TMS320R2812 Digital Signal Processors
TMP320R2812ZHHS TMS320R2811, TMS320R2812 Digital Signal Processors
TMR320C2811GHHA TMS320R2811, TMS320R2812 Digital Signal Processors
TMR320C2811GHHQ TMS320R2811, TMS320R2812 Digital Signal Processors
TMR320C2811GHHS TMS320R2811, TMS320R2812 Digital Signal Processors
相关代理商/技术参数
参数描述
TMP34092PQL-64 制造商:Texas Instruments 功能描述:
TMP35FS 制造商:Analog Devices 功能描述:Temp Sensor Analog(Voltage) Serial (2-Wire) 8-Pin SOIC N 制造商:Rochester Electronics LLC 功能描述:3V TEMPERATURE SENSOR - Bulk
TMP35FS-REEL 制造商:Analog Devices 功能描述:Temp Sensor Analog Serial (2-Wire) 8-Pin SOIC N T/R 制造商:Rochester Electronics LLC 功能描述:3V TEMPERATURE SENSOR TAPE & REEL - Tape and Reel
TMP35FSZ 制造商:Analog Devices 功能描述:Temperature Sensor IC
TMP35FSZ-REEL 制造商:Analog Devices 功能描述:TEMP SENSOR ANLG SERL 8SOIC N - Tape and Reel