
System control status register 4
SYSSR4
(0x0FDF)
7
6
5
4
3
2
1
0
Bit Symbol
-
RVCTRS
RAREAS
(RSTDIS)
Read/Write
R
After reset
0
RAREAS
Status of mapping of the RAM in the
code area
0 :
1 :
The enabled SYSCR3<RAREA> data is "0".
The enabled SYSCR3<RAREA> data is "1".
RVCTRS
Status of mapping of the vector ad-
dress in the area
0 :
1 :
The enabled SYSCR3<RVCTR> data is "0".
The enabled SYSCR3<RVCTR> data is "1".
Note:Bits 7 to 3 of SYSSR4 are read as "0".
Example: Program transfer (Transfer the program saved in the data area to the RAM.)
LD
HL, TRANSFER_START_ADDRESS
;Destination RAM address
LD
DE, PROGRAM_START_ADDRESS
;Source ROM address
LD
BC, BYTE_OF_PROGRAM
;Number of bytes of the program to be executed -1
TRANS_RAM:
LD
A, (DE)
;Reading the program to be transferred
LD
(HL), A
;Writing the program to be transferred
INC
HL
;Destination address increment
INC
DE
;Source address increment
DEC
BC
;Have all the programs been transferred?
JRS
F, TRANS_RAM
2.2.1.2
BOOTROM
The BOOTROM is not mapped in the code area or the data area after reset release.
Setting FLSMD<BAREA> to "1" maps the BOOTROM to 0x1000 to 0x17FF in the code area and to
0x1000 to 0x17FF in the data area. The BOOTROM can be easily written into the Flash by using the
Application Programming Interface (API) integrated in the BOOTROM.
Note 1: When the BOOTROM is not mapped in the code area, an instruction is fetched from the Flash or an SWI in-
struction is fetched, depending on the capacity of the internal Flash.
Note 2: Only the first 2 Kbytes of the BOOTROM are mapped in the memory map, except in the serial PROM mode.
Flash memory control register 1
FLSCR1
(0x0FD0)
7
6
5
4
3
2
1
0
Bit Symbol
(FLSMD)
BAREA
(FAREA)
(ROMSEL)
Read/Write
R/W
After reset
0
1
0
BAREA
Specifies mapping of the BOOT-
ROM in the code and data areas
0 : The BOOTROM is not mapped to 0x1000 to 0x17FF in the code area and
to 0x1000 to 0x17FF in the data area.
1 : The BOOTROM is mapped to 0x1000 to 0x17FF in the code area and to
0x1000 to 0x17FF in the data area.
Note:The flash memory control register 1 has a double-buffer structure comprised of the register FLSCR1 and a shift
register. Writing "0xD5" to the register FLSCR2 allows a register setting to be reflected and take effect in the shift
TMP89FH46L
Page 11
RA004