- 您现在的位置：买卖IC网 > PDF目录382627 > TMR320C2811GHHS (Texas Instruments, Inc.) TMS320R2811, TMS320R2812 Digital Signal Processors PDF资料下载
参数资料
| 型号： | TMR320C2811GHHS |
| 厂商： | Texas Instruments, Inc. |
| 元件分类： | 数字信号处理 |
| 英文描述： | TMS320R2811, TMS320R2812 Digital Signal Processors |
| 中文描述： | TMS320R2811，TMS320R2812数字信号处理器 |
| 文件页数： | 33/147页 |
| 文件大小： | 2021K |
| 代理商： | TMR320C2811GHHS |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页当前第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页
Functional Overview
33
June 2004
SPRS257
3.2.8
Boot ROM
The Boot ROM is factory programmed with boot-loading software that can be used to download software from
an external interface. Boot-mode signals are provided that tell the bootloader software which boot mode to
use on power up. The Boot ROM on R281x devices is identical to that on F281x devices, except that the jump
to flash and jump to OTP modes are not available. The Boot Rom also contains standard tables such as
SIN/COS waveforms, for use in math-related algorithms.
3.2.9
Security
R281x devices contain a non
utilizable code security module for compatibility with C281x and F281x devices.
The passwords for the security module are hard-wired in the device as all 0xFFFF. After a device reset, the
L0 and L1 SARAM blocks are in a locked condition until a dummy read of the passwords is performed. The
R281x Boot ROM performs a dummy read of the password locations. If execution after reset begins directly
in external memory on R2812 devices (i.e., MP/MC =1 ), the user should perform 8 dummy reads, one each
from address 0x3F7FF8 through 0x3F7FFF.
3.2.10
Peripheral Interrupt Expansion (PIE) Block
The PIE block serves to multiplex numerous interrupt sources into a smaller set of interrupt inputs. The PIE
block can support up to 96 peripheral interrupts. On R281x, 45 of the possible 96 interrupts are used by
peripherals. The 96 interrupts are grouped into blocks of 8 and each group is fed into 1 of 12 CPU interrupt
lines (INT1 to INT12). Each of the 96 interrupts is, supported by its own vector stored in a dedicated RAM block
that can be overwritten by the user. The vector is, automatically fetched by the CPU on servicing the interrupt.
It takes 8 CPU clock cycles to fetch the vector and save critical CPU registers. Hence the CPU can quickly
respond to interrupt events. Prioritization of interrupts is controlled in hardware and software. Each individual
interrupt can be enabled/disabled within the PIE block.
3.2.11
External Interrupts (XINT1, 2, 13, XNMI)
R281x supports three masked external interrupts (XINT1, 2, 13). XINT13 is combined with one non-masked
external interrupt (XNMI). The combined signal name is XNMI_XINT13. Each of the interrupts can be selected
for negative or positive edge triggering and can also be enabled/disabled (including the XNMI). The masked
interrupts also contain a 16-bit free running up counter, which is reset to zero when a valid interrupt edge is
detected. This counter can be used to accurately time stamp the interrupt.
3.2.12
Oscillator and PLL
R281x can be clocked by an external oscillator or by a crystal attached to the on-chip oscillator circuit. A PLL
is provided supporting up to 10-input clock-scaling ratios. The PLL ratios can be changed on-the-fly in
software, enabling the user to scale back on operating frequency if lower power operation is desired. Refer
to the Electrical Specification section for timing details. The PLL block can be set in bypass mode.
3.2.13
Watchdog
R281x supports a watchdog timer. The user software must regularly reset the watchdog counter within a
certain time frame; otherwise, the watchdog will generate a reset to the processor. The watchdog can be
disabled if necessary.
3.2.14
Peripheral Clocking
The clocks to each individual peripheral can be enabled/disabled so as to reduce power consumption when
a peripheral is not in use. Additionally, the system clock to the serial ports (except eCAN) and the event
managers, CAP and QEP blocks can be scaled relative to the CPU clock. This enables the timing of
peripherals to be decoupled from increasing CPU clock speeds.
A
相关PDF资料 |
PDF描述 |
|---|---|
| TMR320C2811PBKA | TMS320R2811, TMS320R2812 Digital Signal Processors |
| TMR320C2811PBKQ | TMS320R2811, TMS320R2812 Digital Signal Processors |
| TMR320C2811PBKS | TMS320R2811, TMS320R2812 Digital Signal Processors |
| TMR320C2811PGFA | TMS320R2811, TMS320R2812 Digital Signal Processors |
| TMR320C2811PGFQ | TMS320R2811, TMS320R2812 Digital Signal Processors |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TMR320C2811PBKA | 制造商:TI 制造商全称:Texas Instruments 功能描述:TMS320R2811, TMS320R2812 Digital Signal Processors |
| TMR320C2811PBKQ | 制造商:TI 制造商全称:Texas Instruments 功能描述:TMS320R2811, TMS320R2812 Digital Signal Processors |
| TMR320C2811PBKS | 制造商:TI 制造商全称:Texas Instruments 功能描述:TMS320R2811, TMS320R2812 Digital Signal Processors |
| TMR320C2811PGFA | 制造商:TI 制造商全称:Texas Instruments 功能描述:TMS320R2811, TMS320R2812 Digital Signal Processors |
| TMR320C2811PGFQ | 制造商:TI 制造商全称:Texas Instruments 功能描述:TMS320R2811, TMS320R2812 Digital Signal Processors |
发布紧急采购，3分钟左右您将得到回复。