参数资料
型号: TMR320C2811PBKQ
厂商: Texas Instruments, Inc.
元件分类: 数字信号处理
英文描述: TMS320R2811, TMS320R2812 Digital Signal Processors
中文描述: TMS320R2811,TMS320R2812数字信号处理器
文件页数: 107/147页
文件大小: 2021K
代理商: TMR320C2811PBKQ
E
1
S
Table 6
21. SPI Master Mode External Timing (Clock Phase = 1)
NO.
SPI WHEN (SPIBRR + 1) IS EVEN
OR SPIBRR = 0 OR 2
SPI WHEN (SPIBRR + 1)
IS ODD AND SPIBRR > 3
UNIT
MIN
MAX
128t
c(LCO)
MIN
MAX
1
t
c(SPC)M
Cycle time, SPICLK
Pulse duration, SPICLK high
(clock polarity = 0)
4t
c(LCO)
5t
c(LCO)
127t
c(LCO)
ns
2
§
t
w(SPCH)M
0.5t
c(SPC)M
10
0.5t
c(SPC)M
0.5t
c(SPC)M
0.5t
c(LCO)
10
0.5t
c(SPC)M
0.5t
c(LCO)
ns
t
w(SPCL)M
Pulse duration, SPICLK low
(clock polarity = 1)
0.5t
c(SPC)M
10
0.5t
c(SPC)M
0.5t
c(SPC)M
0.5t
c(LCO)
10
0.5t
c(SPC)M
0.5t
c(LCO)
3
§
t
w(SPCL)M
Pulse duration, SPICLK low
(clock polarity = 0)
0.5t
c(SPC)M
10
0.5t
c(SPC)M
0.5t
c(SPC)M
+0.5t
c(LCO)
10
0.5t
c(SPC)M
+ 0.5t
c(LCO)
ns
t
w(SPCH)M
Pulse duration, SPICLK high
(clock polarity = 1)
0.5t
c(SPC)M
10
0.5t
c(SPC)M
0.5t
c(SPC)M
+0.5t
c(LCO)
10
0.5t
c(SPC)M
+ 0.5t
c(LCO)
6
§
t
su(SIMO-SPCH)M
Setup time, SPISIMO data
valid before SPICLK high
(clock polarity = 0)
0.5t
c(SPC)M
10
0.5t
c(SPC)M
10
ns
t
su(SIMO-SPCL)M
Setup time, SPISIMO data
valid before SPICLK low
(clock polarity = 1)
0.5t
c(SPC)M
10
0.5t
c(SPC)M
10
7
§
t
v(SPCH-SIMO)M
Valid time, SPISIMO data
valid after SPICLK high
(clock polarity = 0)
0.5t
c(SPC)M
10
0.5t
c(SPC)M
10
ns
t
v(SPCL-SIMO)M
Valid time, SPISIMO data
valid after SPICLK low
(clock polarity = 1)
0.5t
c(SPC)M
10
0.5t
c(SPC)M
10
10
§
t
su(SOMI-SPCH)M
Setup time, SPISOMI before
SPICLK high
(clock polarity = 0)
0
0
ns
t
su(SOMI-SPCL)M
Setup time, SPISOMI before
SPICLK low
(clock polarity = 1)
0
0
11
§
t
v(SPCH-SOMI)M
Valid time, SPISOMI data
valid after SPICLK high
(clock polarity = 0)
Valid time, SPISOMI data
valid after SPICLK low
(clock polarity = 1)
0.25t
c(SPC)M
10
0.5t
c(SPC)M
10
ns
t
v(SPCL-SOMI)M
0.25t
c(SPC)M
10
0.5t
c(SPC)M
10
The MASTER/SLAVE bit (SPICTL.2) is set and the CLOCK PHASE bit (SPICTL.3) is set.
t
c(SPC)
= SPI clock cycle time = LS4
t
c(LCO)
= LSPCLK cycle time
§
The active edge of the SPICLK signal referenced is controlled by the CLOCK POLARITY bit (SPICCR.6).
NOTE: Internal clock prescalers must be adjusted such that the SPI clock speed is not greater than the I/O buffer speed limit (20 MHz).
or
LSPCLK
(SPIBRR
1)
ADVANCE INFORMATION
相关PDF资料
PDF描述
TMR320C2811PBKS TMS320R2811, TMS320R2812 Digital Signal Processors
TMR320C2811PGFA TMS320R2811, TMS320R2812 Digital Signal Processors
TMR320C2811PGFQ TMS320R2811, TMS320R2812 Digital Signal Processors
TMR320C2811PGFS TMS320R2811, TMS320R2812 Digital Signal Processors
TMR320C2811ZHHA TMS320R2811, TMS320R2812 Digital Signal Processors
相关代理商/技术参数
参数描述
TMR320C2811PBKS 制造商:TI 制造商全称:Texas Instruments 功能描述:TMS320R2811, TMS320R2812 Digital Signal Processors
TMR320C2811PGFA 制造商:TI 制造商全称:Texas Instruments 功能描述:TMS320R2811, TMS320R2812 Digital Signal Processors
TMR320C2811PGFQ 制造商:TI 制造商全称:Texas Instruments 功能描述:TMS320R2811, TMS320R2812 Digital Signal Processors
TMR320C2811PGFS 制造商:TI 制造商全称:Texas Instruments 功能描述:TMS320R2811, TMS320R2812 Digital Signal Processors
TMR320C2811ZHHA 制造商:TI 制造商全称:Texas Instruments 功能描述:TMS320R2811, TMS320R2812 Digital Signal Processors