收藏本站
参数资料
型号： TMS320F2812PGFMEP
厂商： Texas Instruments, Inc.
元件分类： 数字信号处理
英文描述： Digital Signal Processors
中文描述： 数字信号处理器
文件页数： 121/159页
文件大小： 2084K
代理商： TMS320F2812PGFMEP
Electrical Specifications
120
March 2004 Revised October 2004
SGUS051A
6.22
External Interface (XINTF) Timing
Each XINTF access consists of three parts: Lead, Active, and Trail. The user configures the Lead/Active/Trail
wait states in the XTIMING registers. There is one XTIMING register for each XINTF zone. Table 625 shows
the relationship between the parameters configured in the XTIMING register and the duration of the pulse in
terms of XTIMCLK cycles.
Table 625. Relationship Between Parameters Configured in XTIMING and Duration of Pulse
DESCRIPTION
DURATION (ns)
X2TIMING = 0
XRDLEAD x tc(XTIM)
(XRDACTIVE + WS + 1) x tc(XTIM)
XRDTRAIL x tc(XTIM)
XWRLEAD x tc(XTIM)
(XWRACTIVE + WS + 1) x tc(XTIM)
XWRTRAIL x tc(XTIM)
X2TIMING = 1
(XRDLEAD x 2) x tc(XTIM)
(XRDACTIVE x 2 + WS + 1) x tc(XTIM)
(XRDTRAIL x 2) x tc(XTIM)
(XWRLEAD x 2) x tc(XTIM)
(XWRACTIVE x 2 + WS + 1) x tc(XTIM)
(XWRTRAIL x 2) x tc(XTIM)
LR
Lead period, read access
AR
Active period, read access
TR
Trail period, read access
LW
Lead period, write access
AW
Active period, write access
TW
tc(XTIM) Cycle time, XTIMCLK
WS refers to the number of wait states inserted by hardware when using XREADY. If the zone is configured to ignore XREADY (USEREADY = 0),
then WS = 0.
Trail period, write access
Minimum wait state requirements must be met when configuring each zone’s XTIMING register. These
requirements are in addition to any timing requirements as specified by that device’s data sheet. No internal
device hardware is included to detect illegal settings.
If the XREADY signal is ignored (USEREADY = 0), then:
1.
Lead:
LR
≥
t
c(XTIM)
LW
≥
t
c(XTIM)
These requirements result in the following XTIMING register configuration restrictions
§
:
XRDLEAD
≥
1
§No hardware to detect illegal XTIMING configurations
XRDACTIVE
≥
0
XRDTRAIL
≥
0
XWRLEAD
≥
1
XWRACTIVE
≥
0
XWRTRAIL
≥
0
X2TIMING
0, 1
Examples of valid and invalid timing when not sampling XREADY
§
:
XRDLEAD
0
XRDACTIVE
0
XRDTRAIL
0
XWRLEAD
0
XWRACTIVE
0
XWRTRAIL
0
X2TIMING
0, 1
Invalid
Valid
§No hardware to detect illegal XTIMING configurations
1
0
0
1
0
0
0, 1
相关PDF资料
PDF描述
TMS320F2810PGFAEP Digital Signal Processors
TMX20F2810PBKAEP Digital Signal Processors
TMS320LC2404APGA DSP CONTROLLERS
TMP320LC2401APAGA DSP CONTROLLERS
TMP320LC2401APAGS DSP CONTROLLERS
相关代理商/技术参数
参数描述
TMS320F2812PGFQ 功能描述:数字信号处理器和控制器 - DSP, DSC 32-Bit Digital Sig Controller w/Flash RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
TMS320F2812PGFQ 制造商:Texas Instruments 功能描述:Digital Signal Processor
TMS320F2812PGFS 功能描述:数字信号处理器和控制器 - DSP, DSC 32-Bit Digital Sig Controller w/Flash RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
TMS320F2812ZHHA 功能描述:数字信号处理器和控制器 - DSP, DSC 32-Bit Digital Sig Controller w/Flash RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
TMS320F2812ZHHAR 功能描述:数字信号处理器和控制器 - DSP, DSC 32B DIGITAL SIGNAL CONTROLLER RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*