- 您现在的位置：买卖IC网 > PDF目录19457 > TMS320VC5409GGU-80 (Texas Instruments)IC FIXED POINT DSP 144-BGA PDF资料下载
参数资料
| 型号： | TMS320VC5409GGU-80 |
| 厂商： | Texas Instruments |
| 文件页数： | 10/93页 |
| 文件大小： | 0K |
| 描述： | IC FIXED POINT DSP 144-BGA |
| 标准包装： | 160 |
| 系列： | TMS320C54x |
| 类型： | 定点 |
| 接口： | 主机接口，McBSP |
| 时钟速率： | 80MHz |
| 非易失内存： | ROM（32 kB） |
| 芯片上RAM： | 64kB |
| 电压 - 输入/输出： | 3.30V |
| 电压 - 核心： | 1.80V |
| 工作温度： | -40°C ~ 100°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 144-LFBGA |
| 供应商设备封装： | 144-BGA MICROSTAR（12x12） |
| 包装： | 托盘 |
| 配用： | 296-15829-ND - DSP STARTER KIT FOR TMS320C5416 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页当前第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页
Introduction
18
April 1999 Revised October 2008
SPRS082F
Table 22. Terminal Functions (Continued)
TERMINAL
NAME
DESCRIPTION
I/O
INTERNAL
TERMINAL
NAME
DESCRIPTION
I/O
PIN STATE
MULTICHANNEL BUFFERED SERIAL PORT SIGNALS (CONTINUED)
BDX0
BDX1
BDX2
O/Z
Buffered serial-port transmit (output) pin. When not being used as data-transmit pins, these pins
can be used as general-purpose I/O by setting XIOEN = 1.
These pins are placed into the high-impedance state when OFF is low.
BFSX0
BFSX1
BFSX2
I/O/Z
Buffered serial-port frame synchronization pin for transmitting data. The BFSX pulse initiates the
transmit-data process over BDX pin. If RS is asserted when BFSX is configured as output, then
BFSX is turned into input mode by the reset operation. When not being used as data-transmit
synchronization pins, these pins can be used as general-purpose I/O by setting XIOEN = 1.
These pins are placed into the high-impedance state when OFF is low.
HOST-PORT INTERFACE SIGNALS
SECONDARY
PRIMARY
HA15 HA0
Bus holders
available
I/O/Z
A15 A0
O/Z
These pins can be used to address internal memory via the HPI
when the HPI16 pin is high. The sixteen address pins, A15 to A0,
are multiplexed to transfer address between the core CPU and
external data/program memory, I/O devices, or HPI in 16-bit mode.
The address bus includes bus holders to reduce the static power
dissipation caused by floating, unused pins. The bus holders also
eliminate the need for external bias resistors on unused pins. When
the address bus is not being driven by the 5409, the bus holders
keep the pins at the logic level that was most recently driven. The
address bus holders of the 5409 are disabled at reset, and can be
enabled/disabled via the HBH bit of the BSCR.
HD15 HD0
Bus holders
available
I/O/Z
D15 D0
O/Z
These pins can be used to read/write internal memory via the HPI
when the HPI16 pin is high. The sixteen data pins, D15 to D0, are
multiplexed to transfer data between the core CPU and external
data/program memory, I/O devices, or HPI in 16-bit mode. The data
bus is placed in the high-impedance state when not outputting or
when RS or HOLD is asserted. The data bus also goes into the
high-impedance state when OFF is low.
The data bus includes bus holders to reduce the static power
dissipation caused by floating, unused pins. The bus holders also
eliminate the need for external bias resistors on unused pins. When
the data bus is not being driven by the 5409, the bus holders keep
the pins at the logic level that was most recently driven. The data
bus holders of the 5409 are disabled at reset, and can be
enabled/disabled via the BH bit of the BSCR.
HD7 – HD0
Bus holders
available
I/O/Z
Parallel bidirectional data bus. When the HPI is disabled or when the HPI16 pin is high, these pins
can also be used as general-purpose I/O pins. HD7–HD0 are placed in the high-impedance state
when not outputting data or when OFF is low.
The HPI data bus includes bus holders to reduce the static power dissipation caused by floating,
unused pins. When the HPI data bus is not being driven by the 5409, the bus holders keep the pins
at the logic level that was most recently driven. The HPI data bus holders are disabled at reset. In
8-bit mode the bus holders can be enabled/disabled via the HBH bit of the BSCR. In 16-bit mode
the bus holders are always active on the HD7–HD0 pins.
I = Input, O = Output, Z = High-impedance, S = Supply
Although this pin includes an internal pulldown resistor, a 470- external pulldown is required. If the TRST pin is connected to multiple DSPs,
a buffer is recommended to ensure the VIL and VIH specifications are met.
相关PDF资料 |
PDF描述 |
|---|---|
| HSM06DSXH | CONN EDGECARD 12POS DIP .156 SLD |
| AGM30DRSS | CONN EDGECARD 60POS DIP .156 SLD |
| ACM30DRMT | CONN EDGECARD 60POS .156 WW |
| BWR-5/1700-D12A-C | CONV DC/DC +/-5V +/-1700MA DIP |
| ESC49DRTN-S93 | CONN EDGECARD 98POS DIP .100 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TMS320VC5409PGE100 | 功能描述:数字信号处理器和控制器 - DSP, DSC Fixed-Pt Dig Sig Proc RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT |
| TMS320VC5409PGE100 | 制造商:Texas Instruments 功能描述:Digital Signal Processor IC |
| TMS320VC5409PGE-80 | 功能描述:数字信号处理器和控制器 - DSP, DSC Fixed-Pt Dig Signal Proc RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT |
| TMS320VC5409ZGU100 | 功能描述:数字信号处理器和控制器 - DSP, DSC Fixed-Pt Dig Signal Proc RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT |
| TMS320VC5409ZGU-80 | 功能描述:数字信号处理器和控制器 - DSP, DSC Fixed-Pt Dig Signal Proc RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT |
发布紧急采购，3分钟左右您将得到回复。