参数资料
型号: TMX320C6415GLW100
厂商: Texas Instruments, Inc.
元件分类: 数字信号处理
英文描述: FIXED-POINT DIGITAL SIGNAL PROCESSOR
中文描述: 定点数字信号处理器
文件页数: 47/70页
文件大小: 1050K
代理商: TMX320C6415GLW100
TMS320C6205
FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS106E
OCTOBER 1999
REVISED MARCH 2004
47
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251
1443
RESET TIMING
timing requirements for reset (see Figure 28)
NO.
200
UNIT
MIN
10P
250
5P
#
5P
MAX
1
t
w(RST)
Width of the RESET pulse (PLL stable)
Width of the RESET pulse (PLL needs to sync up)
§
Setup time, ED boot configuration bits valid before RESET high
Hold time, ED boot configuration bits valid after RESET high
This parameter applies to CLKMODE x1 when CLKIN is stable, and applies to CLKMODE x4, x6, x7, x8, x9, x10, and x11 when CLKIN and PLL
are stable.
P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.
§
This parameter applies to CLKMODE x4, x6, x7, x8, x9, x10, and x11 only. The RESET signal is not connected internally to the Clock PLL circuit.
The PLL requires a minimum of 250
μ
s to stabilize following device power up or after PLL configuration has been changed. During that time,
RESET must be asserted to ensure proper device operation. See the
clock PLL
section for power up (specifically Figure 5, Note E) and for PLL
lock times (Table 4).
ED[31:0] are the boot configuration pins during device reset.
#
A 250
μ
s setup time before the rising edge of RESET is required when using CLKMODE x4, x6, x7, x8, x9, x10, or x11.
ns
μ
s
ns
ns
10
11
t
su(ED)
t
h(ED)
switching characteristics over recommended operating conditions during reset
||
(see Figure 28)
NO.
PARAMETER
200
UNIT
MIN
MAX
2
3
4
5
6
7
8
9
t
d(RSTL-CKO2IV)
t
d(RSTH-CKO2V)
t
d(RSTL-HIGHIV)
t
d(RSTH-HIGHV)
t
d(RSTL-LOWIV)
t
d(RSTH-LOWV)
t
d(RSTL-ZHZ)
t
d(RSTH-ZV)
Delay time, RESET low to CLKOUT2 invalid
Delay time, RESET high to CLKOUT2 valid
Delay time, RESET low to high group invalid
Delay time, RESET high to high group valid
Delay time, RESET low to low group invalid
Delay time, RESET high to low group valid
Delay time, RESET low to Z group high impedance
Delay time, RESET high to Z group valid
P
ns
ns
ns
ns
ns
ns
ns
ns
4P
P
4P
P
4P
P
4P
P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.
||
High group consists of:
HOLDA
Low group consists of:
IACK, INUM[3:0], DMAC[3:0], PD, TOUT0, and TOUT1, XSP_CLK, XSP_DO, and XSP_CS
Z group consists of:
EA[21:2], ED[31:0], CE[3:0], BE[3:0], ARE, AWE, AOE, SDCAS/SSADS, SDRAS/SSOE, SDWE/SSWE,
SDA10, CLKX0, CLKX1, FSX0, FSX1, DX0, DX1, CLKR0, CLKR1, FSR0, FSR1, AD[31:0],
PCBE[3:0], PINTA, PREQ, PSERR, PPERR, PDEVSEL, PFRAME, PIRDY, PPAR, PSTOP, PTRDY, and PME
相关PDF资料
PDF描述
TMX320C6416GGP100 FIXED-POINT DIGITAL SIGNAL PROCESSOR
TMX320C6416GHK100 FIXED-POINT DIGITAL SIGNAL PROCESSOR
TMX320C6416GJC100 FIXED-POINT DIGITAL SIGNAL PROCESSOR
TMX320C6416GJL100 FIXED-POINT DIGITAL SIGNAL PROCESSOR
TMX320C6416GLS100 FIXED-POINT DIGITAL SIGNAL PROCESSOR
相关代理商/技术参数
参数描述
TMX320C6415GLZ 制造商:Rochester Electronics LLC 功能描述:320C6415 GLZ KELVIN - Bulk
TMX320C6415TGLZ 功能描述:数字信号处理器和控制器 - DSP, DSC Fixed-Point Digital Signal Processor RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
TMX320C6416CGLZ 制造商:Rochester Electronics LLC 功能描述:- Bulk
TMX320C6416CGLZ300 制造商:TI 制造商全称:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMX320C6416CGLZ5 制造商:Rochester Electronics LLC 功能描述:- Bulk