参数资料
型号: TP3054N/NOPB
厂商: National Semiconductor
文件页数: 16/18页
文件大小: 0K
描述: IC FILTER ENHANCE INTERFAC 16DIP
标准包装: 25
系列: COMBO®
类型: PCM 编解码器/滤波器
数据接口: 串行
ADC / DAC 数量: 1 / 1
三角积分调变:
电压 - 电源,模拟: ±5V
电压 - 电源,数字: ±5V
工作温度: -25°C ~ 125°C
安装类型: 通孔
封装/外壳: 16-DIP(0.300",7.62mm)
供应商设备封装: 16-DIP
包装: 管件
其它名称: *TP3054N
*TP3054N/NOPB
TP3054N
TP3054N-ND
Timing Specifications Unless otherwise noted limits printed in BOLD characters are guaranteed for VCC e
50V g5% VBB eb50V g5% TA e 0 Cto70 C by correlation with 100% electrical testing at TA e 25 C All other limits are
assured by correlation with other production tests andor product design and characterization All signals referenced to GNDA
Typicals specified at VCC e 50V VBB eb50V TA e 25 C All timing parameters are measured at VOH e 20V and VOL e
07V See Definitions and Timing Conventions section for test methods information
Symbol
Parameter
Conditions
Min
Typ
Max
Units
1tPM
Frequency of Master Clocks
Depends on the Device Used and the
1536
MHz
BCLKR CLKSEL Pin
1544
MHz
MCLKX and MCLKR
2048
MHz
tRM
Rise Time of Master Clock
MCLKX and MCLKR
50
ns
tFM
Fall Time of Master Clock
MCLKX and MCLKR
50
ns
tPB
Period of Bit Clock
485
488
15725
ns
tRB
Rise Time of Bit Clock
BCLKX and BCLKR
50
ns
tFB
Fall Time of Bit Clock
BCLKX and BCLKR
50
ns
tWMH
Width of Master Clock High
MCLKX and MCLKR
160
ns
tWML
Width of Master Clock Low
MCLKX and MCLKR
160
ns
tSBFM
Set-Up Time from BCLKX High
First Bit Clock after the Leading
100
ns
to MCLKX Falling Edge
Edge of FSX
tSFFM
Set-Up Time from FSX High
Long Frame Only
100
ns
to MCLKX Falling Edge
tWBH
Width of Bit Clock High
VIHe22V
160
ns
tWBL
Width of Bit Clock Low
VILe06V
160
ns
tHBFL
Holding Time from Bit Clock
Long Frame Only
0
ns
Low to Frame Sync
tHBFS
Holding Time from Bit Clock
Short Frame Only
0
ns
High to Frame Sync
tSFB
Set-Up Time from Frame Sync
Long Frame Only
80
ns
to Bit Clock Low
tDBD
Delay Time from BCLKX High
Loade150 pF plus 2 LSTTL Loads
0
140
ns
to Data Valid
tDBTS
Delay Time to TSX Low
Loade150 pF plus 2 LSTTL Loads
140
ns
tDZC
Delay Time from BCLKX Low to
CLe0 pF to 150 pF
50
165
ns
Data Output Disabled
tDZF
Delay Time to Valid Data from
CLe0 pF to 150 pF
20
165
ns
FSX or BCLKX Whichever
Comes Later
tSDB
Set-Up Time from DR Valid to
50
ns
BCLKRX Low
tHBD
Hold Time from BCLKRX Low to
50
ns
DR Invalid
tSF
Set-Up Time from FSXR to
Short Frame Sync Pulse (1 Bit Clock
50
ns
BCLKXRLow
Period Long)
tHF
Hold Time from BCLKXR Low
Short Frame Sync Pulse (1 Bit Clock
100
ns
to FSXR Low
Period Long)
tHBFl
Hold Time from 3rd Period of
Long Frame Sync Pulse (from 3 to 8 Bit
100
ns
Bit Clock Low to Frame Sync
Clock Periods Long)
(FSX or FSR)
tWFL
Minimum Width of the Frame
64k Bits Operating Mode
160
ns
Sync Pulse (Low Level)
6
相关PDF资料
PDF描述
TP3057WM/NOPB IC INTERFACE ENHANCED SER 16SOIC
TP3057V/NOPB IC INTERFACE ENHANCED SER 20PLCC
TP3067N/NOPB IC INTERFACE ENHANCED SER 20-DIP
TP3067WM/NOPB IC INTERFACE ENHANCED SER 20SOIC
TP3054WM-X/NOPB IC INTERFACE ENHANCED SER 16SOIC
相关代理商/技术参数
参数描述
TP3054N-X 制造商:NSC 制造商全称:National Semiconductor 功能描述:Extended Temperature Serial Interface CODEC/Filter COMBO Family
TP3054N-X/NOPB 功能描述:IC ENHANCED INTERFACE SER 16-DIP RoHS:是 类别:集成电路 (IC) >> 接口 - 编解码器 系列:COMBO® 标准包装:2,500 系列:- 类型:立体声音频 数据接口:串行 分辨率(位):18 b ADC / DAC 数量:2 / 2 三角积分调变:是 S/N 比,标准 ADC / DAC (db):81.5 / 88 动态范围,标准 ADC / DAC (db):82 / 87.5 电压 - 电源,模拟:2.6 V ~ 3.3 V 电压 - 电源,数字:1.7 V ~ 3.3 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-WFQFN 裸露焊盘 供应商设备封装:48-TQFN-EP(7x7) 包装:带卷 (TR)
TP3054WM 功能描述:接口—CODEC RoHS:否 制造商:Texas Instruments 类型: 分辨率: 转换速率:48 kSPs 接口类型:I2C ADC 数量:2 DAC 数量:4 工作电源电压:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:DSBGA-81 封装:Reel
TP3054WM/63SN 功能描述:接口—CODEC RoHS:否 制造商:Texas Instruments 类型: 分辨率: 转换速率:48 kSPs 接口类型:I2C ADC 数量:2 DAC 数量:4 工作电源电压:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:DSBGA-81 封装:Reel
TP3054WM/NOPB 功能描述:接口—CODEC RoHS:否 制造商:Texas Instruments 类型: 分辨率: 转换速率:48 kSPs 接口类型:I2C ADC 数量:2 DAC 数量:4 工作电源电压:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:DSBGA-81 封装:Reel