- 您现在的位置：买卖IC网 > PDF目录225340 > TPS70802PWP (Texas Instruments, Inc.) DUAL-OUTPUT LOW-DROPOUT VOLTAGE REGULATORS WITH INTEGRATED SVS FOR SPLIT VOLTAGE SYSTEMS PDF资料下载
参数资料
| 型号： | TPS70802PWP |
| 厂商： | Texas Instruments, Inc. |
| 元件分类： | 线性稳压 |
| 英文描述： | DUAL-OUTPUT LOW-DROPOUT VOLTAGE REGULATORS WITH INTEGRATED SVS FOR SPLIT VOLTAGE SYSTEMS |
| 中文描述： | 两用低压差电压带的劈开SVS的系统集成稳压器的输出电压 |
| 文件页数： | 15/29页 |
| 文件大小： | 449K |
| 代理商： | TPS70802PWP |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页当前第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页
RESET
VOUT2
VIN1
VIN2
EN1
EN2
VOUT1
VSENSE1
PG1
MR
RESET
PG2
VSENSE2
VOUT2
VIN
VOUT1
PG2
0.1
F
10
F
10
F
0.1
F
EN1
TPS708xxPWP
(Fixed Output Option)
>2 V
<0.7 V
EN2
250 k
>2 V
<0.7 V
TPS70845, TPS70848, TPS70851, TPS70858, TPS70802
DUAL-OUTPUT LOW-DROPOUT VOLTAGE REGULATORS
WITH INTEGRATED SVS FOR SPLIT VOLTAGE SYSTEMS
SLVS301B – JUNE 2000 – REVISED OCTOBER 2002
22
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
APPLICATION INFORMATION
application conditions not shown in block diagram:
VIN1 and VIN2 are tied to same fixed input voltage
greater than VUVLO. PG1 is tied to MR.
explanation of timing diagrams:
EN1 and EN2 are initially high; therefore, both
regulators are off, and PG1 (tied to MR) and PG2
are at logic low. Since MR is at logic low, RESET
is also at logic low. When EN2 is taken to logic low,
VOUT2 turns on. Later, when EN1 is taken to logic
low, VOUT1 turns on. When VOUT2 reaches 95% of
its regulated output voltage, PG2 goes to logic
high. When VOUT1 reaches 95% of its regulated
output voltage, PG1 goes to logic high. When VIN1
is greater than VUVLO and MR (tied to PG2) is at
logic high, RESET is pulled to logic high after a
120 ms delay. When a fault on VOUT1 causes it to
fall below 95% of its regulated output voltage, PG1
(tied to MR) goes to logic low. Since MR is logic
low, RESET goes to logic low. VOUT2 is
unaffected.
t1
120ms
EN2
VOUT2
VOUT1
PG2
PG1
RESET
EN1
95%
MR
(PG1 tied to MR)
FAULT ON VOUT1
NOTES: A. t1 – Time at which VIN is greater than VUVLO and MR is logic high.
B. The timing diagrams are not drawn to scale.
Figure 36. Timing When There Is a Fault on VOUT1
相关PDF资料 |
PDF描述 |
|---|---|
| TPS70845PWP | DUAL-OUTPUT LOW-DROPOUT VOLTAGE REGULATORS WITH INTEGRATED SVS FOR SPLIT VOLTAGE SYSTEMS |
| TPS72525DCQ | LOW INPUT VOLTAGE, 1-A LOW-DROPOUT LINEAR REGULATORS WITH SUPERVISOR |
| TPS72525KTT | LOW INPUT VOLTAGE, 1-A LOW-DROPOUT LINEAR REGULATORS WITH SUPERVISOR |
| TPS726126 | "Single Output LDO |
| TPS726126DCQ | LOW INPUT VOLTAGE, 1-A LOW-DROPOUT LINEAR REGULATORS WITH SUPERVISOR |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TPS70802PWP | 制造商:Texas Instruments 功能描述:IC DUAL ADJ LDO 20-HTSSOP 制造商:Texas Instruments 功能描述:IC, DUAL ADJ LDO 20-HTSSOP |
| TPS70802PWPG4 | 功能描述:低压差稳压器 - LDO Dual-Output LDO RoHS:否 制造商:Texas Instruments 最大输入电压:36 V 输出电压:1.4 V to 20.5 V 回动电压（最大值）:307 mV 输出电流:1 A 负载调节:0.3 % 输出端数量: 输出类型:Fixed 最大工作温度:+ 125 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-20 |
| TPS70802PWPR | 功能描述:低压差稳压器 - LDO Dual-Output LDO RoHS:否 制造商:Texas Instruments 最大输入电压:36 V 输出电压:1.4 V to 20.5 V 回动电压（最大值）:307 mV 输出电流:1 A 负载调节:0.3 % 输出端数量: 输出类型:Fixed 最大工作温度:+ 125 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-20 |
| TPS70802PWPRG4 | 功能描述:低压差稳压器 - LDO Dual-Output LDO RoHS:否 制造商:Texas Instruments 最大输入电压:36 V 输出电压:1.4 V to 20.5 V 回动电压（最大值）:307 mV 输出电流:1 A 负载调节:0.3 % 输出端数量: 输出类型:Fixed 最大工作温度:+ 125 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-20 |
| TPS70845 | 制造商:TI 制造商全称:Texas Instruments 功能描述:DUAL-OUTPUT LOW-DROPOUT VOLTAGE REGULATORS WITH INTEGRATED SVS FOR SPLIT VOLTAGE SYSTEMS |
发布紧急采购，3分钟左右您将得到回复。