- 您现在的位置：买卖IC网 > PDF目录69525 > TRU050-GBLFA16.896-4.224 (VECTRON INTERNATIONAL) PHASE LOCKED LOOP, CDSO16 PDF资料下载
参数资料
| 型号： | TRU050-GBLFA16.896-4.224 |
| 厂商： | VECTRON INTERNATIONAL |
| 元件分类： | PLL合成/DDS/VCOs |
| 英文描述： | PHASE LOCKED LOOP, CDSO16 |
| 封装： | HERMETIC SEALED, GULL WING, CERAMIC, SMT, DIP-16 |
| 文件页数： | 8/17页 |
| 文件大小： | 627K |
| 代理商： | TRU050-GBLFA16.896-4.224 |
For applications where the DATAIN is very low in frequency (roughly <200 kHz), clock information may pass through the phase detector because of its finite low pass
characteristics. In applications such as this, an additional pole may be necessary in the loop filter to attenuate these AC components prior to the VCXO input (note the
capacitor to ground in figure 22). Please contact Vectron’s Applications Engineering staff for further detail.
Clock Smoot hing Example
The third common application of the TRU-050 is for the Regeneration or “Smoothing” of a degraded input clock signal. In this application, theTRU-050 accepts a degraded
input clock signal and regenerates the signal to square up the rising and falling edges and remove unwanted jitter. The output is then a clean quartz locked representation
of the degraded input signal. Figure 23 illustrates a common example of a clock signal regeneration application. In this example, a degraded 16.384 MHz clock signal
is smoothed using the TRU-050. The 16.384 MHz clock is fed into DATAIN (Pin 7). The signal is then regenerated, and a smoothed representation of the signal is
available at RDATA (Pin 11).
It is important to note that the signal fed back from OUT1 (Pin 15) to CLKIN (Pin 9) is twice the frequency of the degraded input signal at DATAIN (Pin 7). This is
because the TRU-050 was originally designed for input NRZ data patterns. Since an NRZ data pattern has one transition per bit, and its associated clock has two
transitions per bit, the TRU-050 phase detector requires twice as many transitions at CLKIN (Pin 9) when compared to DATAIN (Pin 7). In the case of an input clock
signal, CLKIN (Pin 9) must be twice the frequency of DATAIN (Pin 7). For a 16.384 MHz clock smoothing application, a TRU-050 with a 32.768 MHz OUT1
should be specified.
Vectron International 166 Glover Avenue, Norwalk, CT 06856-5160 Tel: 1-88-VECTRON-1 e-mail: vectron@vectron.com
Figure 23.
16 of 17
相关PDF资料 |
PDF描述 |
|---|---|
| TRU050-GBLFA51.840-12.960 | PHASE LOCKED LOOP, CDSO16 |
| TRU050-GDCFA32.768-2.048 | PHASE LOCKED LOOP, CDSO16 |
| TRU050-GDCFA51.840-3.240 | PHASE LOCKED LOOP, CDSO16 |
| TRU050-GDCGA49.408-3.088 | PHASE LOCKED LOOP, CDSO16 |
| TRU050-GELCA65.536-2.048 | PHASE LOCKED LOOP, CDSO16 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TRU050-GBLGA | 制造商:未知厂家 制造商全称:未知厂家 功能描述:SINGLE DROP IN QUARTZ STABILIZED PLL SOLUTUION |
| TRU050-GBLGA-1M0000000 | 制造商:VECTRON 制造商全称:Vectron International, Inc 功能描述:Complete VCXO based Phase-Locked Loop |
| TRU050-GBLGA-65M0000000 | 制造商:VECTRON 制造商全称:Vectron International, Inc 功能描述:Complete VCXO based Phase-Locked Loop |
| TRU050-GBLGB-1M0000000 | 制造商:VECTRON 制造商全称:Vectron International, Inc 功能描述:Complete VCXO based Phase-Locked Loop |
| TRU050-GBLGB-65M0000000 | 制造商:VECTRON 制造商全称:Vectron International, Inc 功能描述:Complete VCXO based Phase-Locked Loop |
发布紧急采购，3分钟左右您将得到回复。