- 您现在的位置：买卖IC网 > PDF目录373709 > TS5070 (意法半导体) Programmable Codec/Filter COMBO 2ND Generation(可编程编码解码器/滤波器) PDF资料下载
参数资料
| 型号： | TS5070 |
| 厂商： | 意法半导体 |
| 元件分类： | Codec |
| 英文描述： | Programmable Codec/Filter COMBO 2ND Generation(可编程编码解码器/滤波器) |
| 中文描述： | 可编程的编解码器/滤波器组合第二代（可编程编码解码器/滤波器） |
| 文件页数： | 9/32页 |
| 文件大小： | 283K |
| 代理商： | TS5070 |
第1页第2页第3页第4页第5页第6页第7页第8页当前第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页
CONTROL REGISTERINSTRUCTION
The first byte of a READ or WRITE instruction to
the Control Register is as shown in table 1. The
second byte functionsare detailed in table2.
MASTER CLOCKFREQUENCY SELECTION
A Master clock must be provided to COMBO IIG
for operation of the filter and coding/decoding
functions. The MCLK frequency must be either
512 kHz, 1.536 MHz, 1.544 MHz, 2.048 MHz, or
4.096 MHz and must be synchronous with BCLK.
Bits F1 and F0 (see table 2) must be set during
initializationto selectthe correctinternal divider.
CODING LAW SELECTION
Bits ”MA” and ”IA” in table 2 permit the selection
of
μ
255 coding or A-law coding with or without
even-bit inversion.
ANALOGLOOPBACK
Analog Loopback mode is entered by setting the
”AL” and”DL” bitsin theControl Registeras shown
in table2. In the analog loopbackmode, the Trans-
mit input VF
X
I is isolated from the input pin and in-
ternally connected to the VF
R
O output, forming a
loop from the Receive PCM Register back to the
TransmitPCM Register.The VF
R
O pinremainsac-
tive, and the programmed settings of the Transmit
and Receive gains remain unchanged, thus care
must be taken to ensure that overload levels are
notexceededanywherein theloop.
Hybrid balancing must be disabled for meaning
ful analogloopbackFunction.
DIGITALLOOPBACK
Digital Loopback mode is entered by setting the
”DL”bit in theControlRegisterasshownin table2.
Bit Number
Function
7
6
5
4
3
2
1
0
F1
F0
MA
IA
DN
DL
AL
PP
0
0
1
1
0
1
0
1
MCLK = 512kHz
MCLK = 1.536 or 1. 544 MHz
MCLK = 2.048 MHz
*
MCLK = 4.096 MHz
Select
μ
. 255 Law
*
A–law, Including Even Bit Inversion
A–Law, No Even Bit Inversion
0
1
1
X
0
1
0
1
Delayed Data Timing
Non–delayed Data Timing
*
Normal Operation
*
Digital Loopback
Analog Loopback
0
1
0
0
X
1
0
1
Power Amp Enabledin PDN
Power Amp Disabled in PDN
*
Table 2:
ControlRegister Byte 2 Functions
Table 3:
Coding Law Conventions.
m255 Law
MSB LSB
0
1
1
0
True A-law with
even bit inversion
MSB LSB
1
0
0
0
1
1
0
A-law without
even bit inversion
MSB LSB
1
1
0
0
0
1
1
V
IN
= +Full Scale
V
IN
= 0V
1
1
0
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
1
1
0
0
0
1
1
0
1
0
0
1
0
1
1
0
1
0
0
1
0
1
1
0
1
1
0
0
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
V
IN
= -Full Scale
Note:
The MSB is always the first PCMbit shifted in or out of COMBO IIG.
(*) State at power-on initialization (bit 4 = 0)
TS5070 - TS5071
9/32
相关PDF资料 |
PDF描述 |
|---|---|
| TS5071 | Programmable Codec/Filter COMBO 3ND Generation(可编程编码解码器/滤波器) |
| TS507 | High Precision Rail-to-Rail Operational Amplifier |
| TS5071J | A-Law/u-Law CODEC |
| TS507ID | Circular Connector; MIL SPEC:MIL-C-26482, Series I, Solder; Body Material:Aluminum; Series:PTB; No. of Contacts:18; Connector Shell Size:14; Connecting Termination:Solder; Circular Shell Style:Thru-Bulkhead Receptacle |
| TS507IDT | PT 5C 5#16 PIN/SKT RECP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TS5070FN | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:PROGRAMMABLE CODEC/FILTER COMBO 2ND GENERATION |
| TS5070FNTR | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:PROGRAMMABLE CODEC/FILTER COMBO 2ND GENERATION |
| TS5071 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:PROGRAMMABLE CODEC/FILTER COMBO 2ND GENERATION |
| TS5071J | 制造商:未知厂家 制造商全称:未知厂家 功能描述:A-Law/u-Law CODEC |
| TS5071N | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:PROGRAMMABLE CODEC/FILTER COMBO 2ND GENERATION |
发布紧急采购，3分钟左右您将得到回复。