参数资料
型号: TS80C51RD2-MIE
厂商: Atmel
文件页数: 81/84页
文件大小: 0K
描述: IC MCU 8BIT 768BYTE 40MHZ 44VQFP
标准包装: 800
系列: 80C
核心处理器: 8051
芯体尺寸: 8-位
速度: 40/20MHz
连通性: UART/USART
外围设备: POR,PWM,WDT
输入/输出数: 32
程序存储器类型: ROMless
RAM 容量: 768 x 8
电压 - 电源 (Vcc/Vdd): 4.5 V ~ 5.5 V
振荡器型: 内部
工作温度: -40°C ~ 85°C
封装/外壳: 44-QFP
包装: 托盘
dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04
DS70292G-page 84
2007-2012 Microchip Technology Inc.
FIGURE 6-3:
BROWN-OUT SITUATIONS
6.5
External Reset (EXTR)
The external Reset is generated by driving the MCLR
pin low. The MCLR pin is a Schmitt trigger input with an
additional glitch filter. Reset pulses that are longer than
the minimum pulse-width will generate a Reset. Refer
minimum pulse-width specifications. The External
Reset (MCLR) Pin (EXTR) bit in the Reset Control
register (RCON) is set to indicate the MCLR Reset.
6.5.0.1
EXTERNAL SUPERVISORY CIRCUIT
Many systems have external supervisory circuits that
generate reset signals to Reset multiple devices in the
system. This external Reset signal can be directly con-
nected to the MCLR pin to Reset the device when the
rest of system is Reset.
6.5.0.2
INTERNAL SUPERVISORY CIRCUIT
When using the internal power supervisory circuit to
Reset the device, the external reset pin (MCLR) should
be tied directly or resistively to VDD. In this case, the
MCLR pin will not be used to generate a Reset. The
external reset pin (MCLR) does not have an internal
pull-up and must not be left unconnected.
6.6
Software RESET Instruction (SWR)
Whenever the RESET instruction is executed, the
device will assert SYSRST, placing the device in a
special Reset state. This Reset state will not re-
initialize the clock. The clock source in effect prior to the
RESET instruction will remain. SYSRST is released at
the next instruction cycle, and the reset vector fetch will
commence.
The Software Reset (Instruction) Flag (SWR) bit in the
Reset Control (RCON<6>) register is set to indicate
the software Reset.
6.7
Watchdog Time-out Reset (WDTO)
Whenever a Watchdog time-out occurs, the device will
asynchronously assert SYSRST. The clock source will
remain unchanged. A WDT time-out during Sleep or
Idle mode will wake-up the processor, but will not reset
the processor.
The Watchdog Timer Time-out Flag (WDTO) bit in the
Reset Control register (RCON<4>) is set to indicate
the
Watchdog
Reset.
Refer
to
“Watchdog Timer (WDT)” for more information on
Watchdog Reset.
6.8
Trap Conflict Reset
If a lower-priority hard trap occurs while a higher-prior-
ity trap is being processed, a hard trap conflict Reset
occurs. The hard traps include exceptions of priority
level 13 through level 15, inclusive. The address error
(level 13) and oscillator error (level 14) traps fall into
this category.
The Trap Reset Flag (TRAPR) bit in the Reset Control
register (RCON<15>) is set to indicate the Trap Conflict
more information on trap conflict Resets.
VDD
SYSRST
VBOR
VDD
SYSRST
VBOR
VDD
SYSRST
VBOR
TBOR + TPWRT
VDD dips before PWRT expires
TBOR + TPWRT
相关PDF资料
PDF描述
51374-4073 CONN FPC/FFC 40POS .5MM VERT SMD
51374-3373 CONN FPC/FFC 33POS .5MM VERT SMD
TS80C51RD2-MCE IC MCU 8BIT 768BYTE 40MHZ 44VQFP
51374-3073 CONN FPC/FFC 30POS .5MM VERT SMD
TS80C51RD2-VCE IC MCU 8BIT 768BYTE 40MHZ 44VQFP
相关代理商/技术参数
参数描述
TS80C51RD2-MIEB 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-Bit Microcontroller
TS80C51RD2-MIED 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-Bit Microcontroller
TS80C51RD2-MIER 制造商:未知厂家 制造商全称:未知厂家 功能描述:Microcontroller
TS80C51RD2-MIL 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:High Performance 8-bit Microcontroller
TS80C51RD2-MILB 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-Bit Microcontroller