参数资料
| 型号： | TS80C51RD2-VCE |
| 厂商： | Atmel |
| 文件页数： | 80/84页 |
| 文件大小： | 0K |
| 描述： | IC MCU 8BIT 768BYTE 40MHZ 44VQFP |
| 标准包装： | 800 |
| 系列： | 80C |
| 核心处理器： | 8051 |
| 芯体尺寸： | 8-位 |
| 速度： | 40/30MHz |
| 连通性： | UART/USART |
| 外围设备： | POR，PWM，WDT |
| 输入/输出数： | 32 |
| 程序存储器类型： | ROMless |
| RAM 容量： | 768 x 8 |
| 电压 - 电源 (Vcc/Vdd)： | 4.5 V ~ 5.5 V |
| 振荡器型： | 内部 |
| 工作温度： | 0°C ~ 70°C |
| 封装/外壳： | 44-QFP |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页当前第80页第81页第82页第83页第84页
2007-2012 Microchip Technology Inc.
DS70292G-page 83
dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04
6.4
Power-on Reset (POR)
A Power-on Reset (POR) circuit ensures the device is
reset from power-on. The POR circuit is active until
VDD crosses the VPOR threshold and the delay TPOR
has elapsed. The delay TPOR ensures the internal
device bias circuits become stable.
The device supply voltage characteristics must meet
the
specified
starting
voltage
and
rise
rate
requirements to generate the POR. Refer to
Section 30.0 “Electrical Characteristics” for details.
The POR status bit (POR) in the Reset Control register
(RCON<0>) is set to indicate the Power-on Reset.
6.4.1
Brown-out Reset (BOR) and
Power-up timer (PWRT)
The on-chip regulator has a Brown-out Reset (BOR)
circuit that resets the device when the VDD is too low
(VDD < VBOR) for proper device operation. The BOR cir-
cuit keeps the device in Reset until VDD crosses VBOR
threshold and the delay TBOR has elapsed. The delay
TBOR ensures the voltage regulator output becomes
stable.
The BOR status bit (BOR) in the Reset Control register
(RCON<1>) is set to indicate the Brown-out Reset.
The device will not run at full speed after a BOR as the
VDD should rise to acceptable levels for full-speed
operation. The PWRT provides power-up time delay
(TPWRT) to ensure that the system power supplies have
stabilized at the appropriate levels for full-speed
operation before the SYSRST is released.
The power-up timer delay (TPWRT) is programmed by
the Power-on Reset Timer Value Select bits
(FPWRT<2:0>) in the POR Configuration register
(FPOR<2:0>), which provides eight settings (from 0 ms
to 128 ms). Refer to Section 27.0 “Special Features”
for further details.
Figure 6-3 shows the typical brown-out scenarios. The
reset delay (TBOR + TPWRT) is initiated each time VDD
rises above the VBOR trip point
TABLE 6-2:
OSCILLATOR DELAY
Symbol
Parameter
Value
VPOR
POR threshold
1.8V nominal
TPOR
POR extension time
30
μs maximum
VBOR
BOR threshold
2.5V nominal
TBOR
BOR extension time
100
μs maximum
TPWRT
Programmable power-up time delay
0-128 ms nominal
TFSCM
Fail-Safe Clock Monitor Delay
900
μs maximum
Note:
When the device exits the Reset condi-
tion (begins normal operation), the
device operating parameters (voltage,
frequency, temperature, etc.) must be
within their operating ranges, otherwise
the device may not function correctly.
The user application must ensure that
the delay between the time power is
first applied, and the time SYSRST
becomes inactive, is long enough to get
all
operating
parameters
within
specification.
相关PDF资料 |
PDF描述 |
|---|---|
| 51374-2673 | CONN FPC/FFC 26POS .5MM VERT SMD |
| DSPIC33FJ16GS404-I/ML | IC DSPIC MCU/DSP 16K 44-QFN |
| TS87C51RB2-VIE | IC MCU 8BIT 16K OTP 40MHZ 44VQFP |
| 51374-2073 | CONN FPC/FFC 20POS .5MM VERT SMD |
| TSC87251G2D-16CBR | IC MCU 8BIT 32K OTP 16MHZ 44PLCC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TS80C51RD2-VCEB | 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-Bit Microcontroller |
| TS80C51RD2-VCED | 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-Bit Microcontroller |
| TS80C51RD2-VCER | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Microcontroller |
| TS80C51RD2-VCL | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:High Performance 8-bit Microcontroller |
| TS80C51RD2-VCLB | 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-Bit Microcontroller |
发布紧急采购，3分钟左右您将得到回复。