- 您现在的位置：买卖IC网 > PDF目录225343 > TS83C51RB2ZZZ-LCEB (ATMEL CORP) 8-BIT, MROM, 30 MHz, MICROCONTROLLER, PQFP44 PDF资料下载
参数资料
| 型号： | TS83C51RB2ZZZ-LCEB |
| 厂商： | ATMEL CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, MROM, 30 MHz, MICROCONTROLLER, PQFP44 |
| 封装： | 1.40 MM HEIGHT, VQFP-44 |
| 文件页数： | 8/74页 |
| 文件大小： | 689K |
| 代理商： | TS83C51RB2ZZZ-LCEB |
第1页第2页第3页第4页第5页第6页第7页当前第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页
16
Rev. C - 06 March, 2001
TS80C51RA2/RD2
TS83C51RB2/RC2/RD2
TS87C51RB2/RC2/RD2
6.3. Expanded RAM (XRAM)
The TS80C51Rx2 provide additional Bytes of ramdom access memory (RAM) space for increased data
parameter handling and high level language usage.
RA2, RB2 and RC2 devices have 256 bytes of expanded RAM, from 00H to FFH in external data space;
RD2 devices have 768 bytes of expanded RAM, from 00H to 2FFH in external data space.
The TS80C51Rx2 has internal data memory that is mapped into four separate segments.
The four segments are:
1. The Lower 128 bytes of RAM (addresses 00H to 7FH) are directly and indirectly addressable.
2. The Upper 128 bytes of RAM (addresses 80H to FFH) are indirectly addressable only.
3. The Special Function Registers, SFRs, (addresses 80H to FFH) are directly addressable only.
4. The expanded RAM bytes are indirectly accessed by MOVX instructions, and with the EXTRAM
bit cleared in the AUXR register. (See Table 5.)
The Lower 128 bytes can be accessed by either direct or indirect addressing. The Upper 128 bytes can be
accessed by indirect addressing only. The Upper 128 bytes occupy the same address space as the SFR. That
means they have the same address, but are physically separate from SFR space.
When an instruction accesses an internal location above address 7FH, the CPU knows whether the access is
to the upper 128 bytes of data RAM or to SFR space by the addressing mode used in the instruction.
Instructions that use direct addressing access SFR space. For example: MOV 0A0H, # data ,accesses the SFR
at location 0A0H (which is P2).
Instructions that use indirect addressing access the Upper 128 bytes of data RAM. For example: MOV @R0,
# data where R0 contains 0A0H, accesses the data byte at address 0A0H, rather than P2 (whose address is 0A0H).
The 256 or 768 XRAM bytes can be accessed by indirect addressing, with EXTRAM bit cleared and MOVX
instructions. This part of memory which is physically located on-chip, logically occupies the first 256 or 768
bytes of external data memory.
With EXTRAM = 0, the XRAM is indirectly addressed, using the MOVX instruction in combination with any
of the registers R0, R1 of the selected bank or DPTR. An access to XRAM will not affect ports P0, P2, P3.6
(WR) and P3.7 (RD). For example, with EXTRAM = 0, MOVX @R0, # data where R0 contains 0A0H,
accesses the XRAM at address 0A0H rather than external memory. An access to external data memory locations
higher than FFH (i.e. 0100H to FFFFH) (higher than 2FFH (i.e. 0300H to FFFFH for RD devices) will be
performed with the MOVX DPTR instructions in the same way as in the standard 80C51, so with P0 and P2
as data/address busses, and P3.6 and P3.7 as write and read timing signals. Refer to Figure . For RD devices,
accesses to expanded RAM from 100H to 2FFH can only be done thanks to the use of DPTR.
With EXTRAM = 1, MOVX @Ri and MOVX @DPTR will be similar to the standard 80C51. MOVX @ Ri
will provide an eight-bit address multiplexed with data on Port0 and any output port pins can be used to output
higher order address bits. This is to provide the external paging capability. MOVX @DPTR will generate a
sixteen-bit address. Port2 outputs the high-order eight address bits (the contents of DPH) while Port0 multiplexes
the low-order eight address bits (DPL) with data. MOVX @ Ri and MOVX @DPTR will generate either read
or write signals on P3.6 (WR) and P3.7 (RD).
The stack pointer (SP) may be located anywhere in the 256 bytes RAM (lower and upper RAM) internal
data memory. The stack may not be located in the XRAM.
相关PDF资料 |
PDF描述 |
|---|---|
| TS87C51RD2-MIMB | 8-BIT, OTPROM, 40 MHz, MICROCONTROLLER, PQFP64 |
| TS87C51RB2-EED | 8-BIT, OTPROM, MICROCONTROLLER, PQFP44 |
| TS87C51RD2-VIBD | 8-BIT, OTPROM, 40 MHz, MICROCONTROLLER, PQCC44 |
| TSA5526MDK-T | PLL FREQUENCY SYNTHESIZER, 1300 MHz, PDSO16 |
| TSB100008DS | 40 A, BARRIER STRIP TERMINAL BLOCK |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TS83C51RB2ZZZ-LCED | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Microcontroller |
| TS83C51RB2ZZZ-LCER | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Microcontroller |
| TS83C51RB2ZZZ-LIAD | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Microcontroller |
| TS83C51RB2ZZZ-LIBB | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Microcontroller |
| TS83C51RB2ZZZ-LIBD | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Microcontroller |
发布紧急采购，3分钟左右您将得到回复。