- 您现在的位置：买卖IC网 > PDF目录199478 > TS87C51RD2-VIMR Microcontroller PDF资料下载
参数资料
| 型号： | TS87C51RD2-VIMR |
| 英文描述： | Microcontroller |
| 中文描述： | 微控制器 |
| 文件页数： | 32/74页 |
| 文件大小： | 689K |
| 代理商： | TS87C51RD2-VIMR |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页当前第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页
38
Rev. C - 06 March, 2001
TS80C51RA2/RD2
TS83C51RB2/RC2/RD2
TS87C51RB2/RC2/RD2
Table 16. SCON Register
SCON - Serial Control Register (98h)
Reset Value = 0000 0000b
Bit addressable
7
6
5
4
3
2
1
0
FE/SM0
SM1
SM2
REN
TB8
RB8
TI
RI
Bit Number
Bit
Mnemonic
Description
7
FE
Framing Error bit (SMOD0=1)
Clear to reset the error state, not cleared by a valid stop bit.
Set by hardware when an invalid stop bit is detected.
SMOD0 must be set to enable access to the FE bit
SM0
Serial port Mode bit 0
Refer to SM1 for serial port mode selection.
SMOD0 must be cleared to enable access to the SM0 bit
6
SM1
Serial port Mode bit 1
SM0
SM1
Mode
Description
Baud Rate
0
Shift Register
FXTAL/12 (/6 in X2 mode)
0
1
8-bit UART
Variable
1
0
2
9-bit UART
FXTAL/64 or FXTAL/32 (/32, /16 in X2 mode)
1
3
9-bit UART
Variable
5
SM2
Serial port Mode 2 bit / Multiprocessor Communication Enable bit
Clear to disable multiprocessor communication feature.
Set to enable multiprocessor communication feature in mode 2 and 3, and eventually mode 1. This bit should
be cleared in mode 0.
4
REN
Reception Enable bit
Clear to disable serial reception.
Set to enable serial reception.
3
TB8
Transmitter Bit 8 / Ninth bit to transmit in modes 2 and 3.
Clear to transmit a logic 0 in the 9th bit.
Set to transmit a logic 1 in the 9th bit.
2
RB8
Receiver Bit 8 / Ninth bit received in modes 2 and 3
Cleared by hardware if 9th bit received is a logic 0.
Set by hardware if 9th bit received is a logic 1.
In mode 1, if SM2 = 0, RB8 is the received stop bit. In mode 0 RB8 is not used.
1
TI
Transmit Interrupt ag
Clear to acknowledge interrupt.
Set by hardware at the end of the 8th bit time in mode 0 or at the beginning of the stop bit in the other
modes.
0
RI
Receive Interrupt ag
Clear to acknowledge interrupt.
Set by hardware at the end of the 8th bit time in mode 0, see Figure 14. and Figure 15. in the other modes.
相关PDF资料 |
PDF描述 |
|---|---|
| TS902C3 | 10 A, 300 V, SILICON, RECTIFIER DIODE |
| TS904AID | Voltage-Feedback Operational Amplifier |
| TS904AIN | Voltage-Feedback Operational Amplifier |
| TS904ID | Voltage-Feedback Operational Amplifier |
| TS904IN | IC-QUAD RAIL/RAIL OP AMP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TS87C51U2 | 制造商:TEMIC 制造商全称:TEMIC Semiconductors 功能描述:Double UART 8-bit CMOS Microcontroller, 0-60 MHz |
| TS87C51U2-EA | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Microcontroller |
| TS87C51U2-EB | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Microcontroller |
| TS87C51U2-EE | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Microcontroller |
| TS87C51U2-EJ | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Microcontroller |
发布紧急采购，3分钟左右您将得到回复。