参数资料
型号: TSA1204IFT-E
厂商: STMICROELECTRONICS
元件分类: ADC
英文描述: 2-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP48
封装: 7 X 7 MM, PLASTIC, TQFP-48
文件页数: 7/31页
文件大小: 435K
代理商: TSA1204IFT-E
TSA1204
Application information
15/31
8
Application information
The TSA1204 is a dual-channel, 12-bit resolution analog-to-digital converter based on a
pipeline structure and the latest deep submicron CMOS process to achieve the best
performance in terms of linearity and power consumption.
Each channel achieves 12-bit resolution through the pipeline structure which consists of 12
internal conversion stages in which the analog signal is fed and sequentially converted into
digital data. A latency time of 7 clock periods is necessary to obtain the digitized data on the
output bus.
The input signals are simultaneously sampled, for both channels, on the rising edge of the
clock. The output data is delivered on the rising edge of the clock for channel I and on the
falling edge of the clock for channel Q, as shown in Figure 2: Timing diagram on page 4. The
digital data produced at the different stages must be time delayed accordidng to the order of
conversion. Fianlly, a digital data correction completes the processing and ensures the
validity of the ending codes on the output bus.
The structure is specifically designed to accept differential signals only.
8.1
Additional functions
To simplify the application board as much as possible, the following operating modes are
provided:
Output enable mode (OEB)
Select mode (SELECT)
8.1.1
Output enable mode (OEB)
When set to low level (VIL), all digital outputs remain active and are in low impedance state.
When set to high level (VIH), all digital output buffers are in high impedance state while the
converter goes on sampling. When OEB is set to a low level again, the data arrives on the
output with a very short Ton delay. This mechanism allows the chip select of the device.
Figure 2: Timing diagram on page 4 summarizes this functionality.
If you do not want to use OEB mode, the OEB pin should be grounded through a low value
resistor.
8.1.2
Select mode (SELECT)
The digital data output from each of the ADC cores is multiplexed to share the same output
bus. This prevents an increase in the number of pins and allows to use the same package as
for a single-channel ADC like the TSA1201.
The information channel is selected with the "SELECT" pin. When set to high level (VIH),
channel I data is present on the D0-D11 output bus. When set to low level (VIL), channel Q
data is delivered on D0-D11.
By connecting SELECT to CLK, channel I and channel Q are simultaneously present on D0-
D11, channel I on the rising edge of the clock and channel Q on the falling edge of the clock.
相关PDF资料
PDF描述
TSA1204IFT 2-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP48
TSA1204IF 2-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP48
TSA1401IF 1-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP48
TSA1401IFT 1-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP48
TSA5522TD-T PLL FREQUENCY SYNTHESIZER, 1400 MHz, PDSO16
相关代理商/技术参数
参数描述
TSA13 制造商:未知厂家 制造商全称:未知厂家 功能描述:EURO TERMINAL BLOCKS
TSA14 制造商:未知厂家 制造商全称:未知厂家 功能描述:EURO TERMINAL BLOCKS
TSA1401 制造商:STMicroelectronics 功能描述:OBS COMM TO USE AS PROTO'S FOR SPACE APPLICATIONS - Bulk
TSA1401IF 功能描述:IC ADC 14BIT 20MSPS 85MW 48TQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 位数:12 采样率(每秒):3M 数据接口:- 转换器数目:- 功率耗散(最大):- 电压电源:- 工作温度:- 安装类型:表面贴装 封装/外壳:SOT-23-6 供应商设备封装:SOT-23-6 包装:带卷 (TR) 输入数目和类型:-
TSA1401IFT 制造商:STMicroelectronics 功能描述:ADC SGL PIPELINED 20MSPS 14BIT PARALLEL 48TQFP - Tape and Reel