- 您现在的位置：买卖IC网 > PDF目录365968 > TSB43LV81 IC CYCLONE III FPGA 10K 144 EQFP PDF资料下载
参数资料
| 型号： | TSB43LV81 |
| 英文描述： | IC CYCLONE III FPGA 10K 144 EQFP |
| 中文描述： | 总线控制器 |
| 文件页数： | 8/159页 |
| 文件大小： | 1085K |
| 代理商： | TSB43LV81 |
第1页第2页第3页第4页第5页第6页第7页当前第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页
TSB43LV81
IEEE-1394 LINK-LAYER CONTROLLER/400M-PHY ONE-CHIP
Page 8
2.1.1.
Physical Interface
The Physical (PHY) interface provides Phy-level service to the LINK layer service. In normal usage, this interface is
connected to internal PHY, but this interface module also allows connecting external PHY. This is useful when multiple
port PHY or Isolation is required.
2.1.2.
LINK_Core (1394.a)
The LINK_Core provide LINK layer service such as transmit and receive correctly formatted IEEE1394-1995 and
IEEE1394.a Asynchronous packets. Also generate and inspect the 32-bits cyclic redundancy check (CRC).
This LINK Core doesn’t have capable Isochronous Service.
2.1.3.
ConfigROM
The ConfigROM module support Auto Response service for Config ROM read request. And also record transaction
history. This module has 528byte of random access memory. ConfigROM provide Configuration ROM that required for
IEEE-1212 standard and Host controller can load its data during node initialization. Before all ConfigROM data is
loaded, LINK_Core return Ack_Tardy to all read requests for this address. Once initialized, ConfigROM is accessible by
peer Node read request.
Log module provides transaction history and has loop FIFO architecture.
Hostcontroller can read most recent transaction packet history that transmitted and received by this node.
(Note) Log Mode is disabled when ConfigRom or Status accesses.
Hostcontroller can set each memory size for above two modules. Refer to CFR 0x8C, 0xF8 and 0xFC for more
information.
2.1.4.
AutoResp
The AutoResp module provide auto packet response service for in-coming request packet.
This AutoResp work for ConfigROM read request, Agent State read request, and error response packet for Un-expected
packet. Some sort of auto error response packet could be disable by control bit for various protocols.
2.1.5.
MICRO I/F
The MICRO I/F module provides Hostcontroller interface. This module could be accessed by 8/16-bit access both of data
address multiplex, 8 bit address data parallel access, and also 16 bit data/8 bit address parallel access when using BDOx
line as address line. This interface has Indian programmable access, and allows most MicroController can access CFR
easily. Refer to section 3 for more information.
2.1.6.
CFR
The CFR(Configuration Resistor) provide most of control bits and also hostcontroller monitor for this node.
Refer to section 3 for more information.
2.1.7.
FOX
The FOX module provide Faster ORB exchanger (FOX) function and support Management ORB and also Command
block ORB transaction. In SBP-2 protocol, target has to read ORB packet from initiators.
This FOX module automatically read both of Management ORB and Command block ORB from initiator when Initiator
requested. Once Management Agent address (CFR 0x48) and other information is set, Hostcontroller does not
have to access each packet until getting ORB packet. Linked Command block ORB is automatically fetched each by each
and hardware can emulate up to 4 Agents.
相关PDF资料 |
PDF描述 |
|---|---|
| TSB43AA22PDT | IC ARRIA GX FPGA 50K 484FBGA |
| TSB43AA82A | IC ARRIA GX FPGA 50K 780FBGA |
| TSB43AB21A | IC ARRIA GX FPGA 60K 484FBGA |
| TSB43AB21A-EP | IC ARRIA GX FPGA 60K 1152FBGA |
| TSB43AA82I | 1394 INTEGRATED PHY AND LINK LAYER CONTROLLER |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TSB4559D10-2 | 制造商:Thomas & Betts 功能描述:TRANS CONN 4 POS 500-10 COMPACT DES |
| TSB4559J10C | 制造商:Thomas & Betts 功能描述:4 POS TRANS STUD CONN 500 W/COV |
| TSB5 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:EURO TERMINAL BLOCKS |
| TSB5000131DS | 制造商:TE Connectivity 功能描述: |
| TSB5000231 | 制造商:TE Connectivity 功能描述: |
发布紧急采购，3分钟左右您将得到回复。