- 您现在的位置：买卖IC网 > PDF目录365968 > TSC21020F-20SBP833 FPGA, CYCLONE III, 40K LE, 240 PQFP Programmable Logic Type:FPGA; Logic IC function:FPGA; Logic IC family:Cyclone III; Logic IC Base Number:3; I/O lines, No. of:128; PDF资料下载
参数资料
| 型号： | TSC21020F-20SBP833 |
| 英文描述： | FPGA, CYCLONE III, 40K LE, 240 PQFP Programmable Logic Type:FPGA; Logic IC function:FPGA; Logic IC family:Cyclone III; Logic IC Base Number:3; I/O lines, No. of:128; |
| 中文描述： | 数字信号处理器| 32位|的CMOS | RAD数据通信硬| QFL | 256PIN |陶瓷 |
| 文件页数： | 3/51页 |
| 文件大小： | 763K |
| 代理商： | TSC21020F-20SBP833 |
第1页第2页当前第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页
3
TSC21020F
4153F
–
AERO
–
06/03
General Description
The TSC21020F is single-chip IEEE floating-point processor optimized for digital signal
processing applications
(1)
. Its architecture is similar to that of Analog Devices
’
ADSP-
2100 family of fixed-point DSP processors.
Fabricated in a high-speed, low-power and radiation tolerant CMOS process, the
TSC21020F has a 50ns instruction cycle time. With a high-performance On-chip instruc-
tion cache, the TSC21020F can execute every instruction in a single cycle.
The TSC21020F features:
Independent Parallel
Computation Units
The arithmetic/logic unit (ALU), multiplier and shifter perform single-cycle instructions.
The units are architecturally arranged in parallel, maximizing computational throughput.
A single multifunction instruction executes parallel ALU and multiplier operations. These
computation units support IEEE 32-bit single-precision floating-point, extended preci-
sion 40-bit floating-point, and 32-bit fixed-point data formats.
Data Register File
A general-purpose data register file is used for transferring data between the computa-
tion units and the data buses, and for storing intermediate results. This 10-port (16-
register) register file, combined with the TSC21020F
’
s Harvard architecture, allows
unconstrained data flow between computation units and off-chip memory.
Single-Cycle Fetch of
Instruction and Two
Operands
The TSC21020F uses a modified Harvard architecture in which data memory stores
data and program memory stores both instructions and data. Because of its separate
program and data memory buses and On-chip instruction cache, the processor can
simultaneously fetch an operand from data memory, an operand from program memory,
and an instruction from the cache, all in a single cycle.
Memory Interface
Addressing of external memory devices by the TSC21020F is facilitated by On-chip
decoding of high-order address lines to generate memory bank select signals. Separate
control lines are also generated for simplified addressing of page-mode DRAM. The
TSC21020F provides programmable memory wait states, and external memory
acknowledge controls allow interfacing to peripheral devices with variable access times.
Instruction Cache
The TSC21020F includes a high performance instruction cache that enables three-bus
operation for fetching an instruction and two data values. The cache is selective-only the
instructions whose fetches conflict with program memory data accesses are cached.
This allows full-speed execution of core, looped operations such as digital filter multiply-
accumulates and FFT butterfly processing.
Hardware Circular
Buffers
The TSC21020F provides hardware to implement circular buffers in memory, which are
common in digital filters and Fourier transform implementations. It handles address
pointer wraparound, reducing overhead (thereby increasing performance) and simplify-
ing implementation. Circular buffers can start and end at any location.
Flexible Instruction Set
The TSC21020F
’
s 48-bit instruction word accommodates a variety of parallel opera-
tions, for concise programming. For example, the TSC21020F can conditionally execute
a multiply, an add, a subtract and a branch in a single instruction.
1.
It is fully compatible with Analog Devices ADSP-21020
相关PDF资料 |
PDF描述 |
|---|---|
| TSC21020F-20SBSB | IC CYCLONE III FPGA 40K 484UBGA |
| TSC21020F-20SBSC | IC CYCLONE III FPGA 40K 484UBGA |
| TSC21020F-20SBSL1 | IC CYCLONE III FPGA 40K 484UBGA |
| TSC21020F-20SBSL2 | IC CYCLONE III FPGA 40K 484 UBGA |
| TSC21020F-20SBSL3 | IC CYCLONE III FPGA 55K 484FBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TSC21020F-20SBSB | 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP|32-BIT|CMOS| RAD HARD|QFL|256PIN|CERAMIC |
| TSC21020F-20SBSC | 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP|32-BIT|CMOS| RAD HARD|QFL|256PIN|CERAMIC |
| TSC21020F-20SBSL1 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP|32-BIT|CMOS| RAD HARD|QFL|256PIN|CERAMIC |
| TSC21020F-20SBSL2 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP|32-BIT|CMOS| RAD HARD|QFL|256PIN|CERAMIC |
| TSC21020F-20SBSL3 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP|32-BIT|CMOS| RAD HARD|QFL|256PIN|CERAMIC |
发布紧急采购，3分钟左右您将得到回复。