- 您现在的位置：买卖IC网 > PDF目录16105 > TURBO-DECO-SC-U3 (Lattice Semiconductor Corporation)IP CORE TURBO DECODER SC/SCM PDF资料下载
参数资料
| 型号： | TURBO-DECO-SC-U3 |
| 厂商： | Lattice Semiconductor Corporation |
| 文件页数： | 2/22页 |
| 文件大小： | 0K |
| 描述： | IP CORE TURBO DECODER SC/SCM |
| 标准包装： | 1 |
| 系列： | * |
| 其它名称： | TURBODECOSCU3 |
Lattice Semiconductor
Turbo Decoder User’s Guide
Introduction
Lattice’s Turbo Decoder core provides an ideal solution that meets the needs of turbo decoding applications. The
core provides a customizable solution allowing turbo decoding of data in many system designs. This core allows
designers to focus on the application rather than the Turbo Decoder, resulting in a faster time to market.
Turbo coding is an advanced error correction technique widely used in the communications industry. The Turbo
Decoder IP Core from Lattice is compliant with three different standards: 3GPP, 3GPP2 and CCSDS. Lattice’s
Turbo Decoder core was developed in conjunction with Lattice’s Turbo Encoder core to provide a complete solution.
This User’s Guide explains the functionality of the Turbo Decoder core and how it can be implemented to provide
decoding. The Turbo Decoder core comes with the documentation and ?les listed below:
? Lattice gate level netlist
? RTL simulation model
? Core instantiation template
Features
? Fully compatible with Third Generation Partnership Project (3GPP) standard:
– 3GPP TS 25.212 version 4.2.0
? Fully compatible with CDMA2000/3GPP2
– 3GPP2 C.S002-C, May 2002
? Fully compatible with Consultative Committee for Space Data Systems standard:
– CCSDS 101.0-B-5
? Throughput of 2Mbps for 3GPP at 30MHz, 7 iterations, 6-bit input symbol width
? Two’s complement data/parity input
? Depuncturing supported
? Variable soft-widths for input symbols
? User-de?ned number of states
? Variable block sizes during runtime
? Programmable number of iterations (1-15)
? Optional hard decision storage
? Selectable Max-Log-Map or Log-Map algorithm
? Optional external memory with programmable pipeline stages
? Optional double buffering
? Bit Error Rate of 10 -6 (at 1.5 dB Eb/No SNR)
General Description
Turbo coding is an advanced error correction technique widely used in the communications industry. Turbo encod-
ers and decoders are key elements in today’s communication systems to achieve the best possible data reception
with fewest possible errors. The basis of turbo coding is to introduce redundancy in the data to be transmitted
through a channel. The redundant data helps to recover original data from the received data. In data transmission,
turbo coding helps achieve near Shannon limit performance.
2
相关PDF资料 |
PDF描述 |
|---|---|
| MAX6315US29D3+T | IC RESET CIRCUIT 2.93V SOT143-4 |
| DC630R-102M | POWER CHOKE HIGH CURRENT 1.0 UH |
| M3AKK-3436J | IDC CABLE - MSC34K/MC34G/MPK34K |
| 1485E9P | WIREWAY 90 DEG INSIDE OPENG 8X8" |
| SDR0503-151KL | INDUCTOR 150UH 330MA SMD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TURBO-DECO-SC-UT3 | 功能描述:开发软件 TURBO DECODER RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| TURBO-DECO-X2-U3 | 功能描述:开发软件 Turbo Decoder RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| TURBO-DECO-X2-UT3 | 功能描述:开发软件 TURBO DECODER RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| TURBO-DECO-XM-U3 | 功能描述:开发软件 Turbo Decoder RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| TURBO-DECO-XM-UT3 | 功能描述:开发软件 TURBO DECODER RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
发布紧急采购，3分钟左右您将得到回复。