参数资料
型号: UP-S6-SP605-CONN-G
厂商: Xilinx Inc
文件页数: 8/11页
文件大小: 0K
描述: KIT EVAL SPARTAN 6 SP605
标准包装: 1
系列: Spartan®-6
附件类型: 升级套件
适用于相关产品: Spartan? FPGA 评估套件
配用: 122-1604-ND - KIT EVAL SPARTAN 6 SP605
122-1605-ND - KIT EVAL SPARTAN 6 SP605
Spartan-6 Family Overview
DS160 (v2.0) October 25, 2011
Product Specification
6
Block RAM
Every Spartan-6 FPGA has between 12 and 268 dual-port block RAMs, each storing 18 Kb. Each block RAM has two
completely independent ports that share only the stored data.
Synchronous Operation
Each memory access, whether read or write, is controlled by the clock. All inputs, data, address, clock enables, and write
enables are registered. The data output is always latched, retaining data until the next operation. An optional output data
pipeline register allows higher clock rates at the cost of an extra cycle of latency.
During a write operation in dual-port mode, the data output can reflect either the previously stored data, the newly written
data, or remain unchanged.
Programmable Data Width
Each port can be configured as 16K × 1, 8K × 2, 4K × 4, 2K × 9 (or 8), 1K × 18 (or 16), or 512 x 36 (or 32).
The x9, x18, and x36 configurations include parity bits. The two ports can have different aspect ratios.
Each block RAM can be divided into two completely independent 9 Kb block RAMs that can each be configured to any
aspect ratio from 8K x 1 to 512 x 18, with 256 x 36 supported in simple dual-port mode.
Memory Controller Block
Most Spartan-6 devices include dedicated memory controller blocks (MCBs), each targeting a single-chip DRAM (either
DDR, DDR2, DDR3, or LPDDR), and supporting access rates of up to 800 Mb/s.
The MCB has dedicated routing to predefined FPGA I/Os. If the MCB is not used, these I/Os are available as general
purpose FPGA I/Os. The memory controller offers a complete multi-port arbitrated interface to the logic inside the
Spartan-6 FPGA. Commands can be pushed, and data can be pushed to and pulled from independent built-in FIFOs, using
conventional FIFO control signals. The multi-port memory controller can be configured in many ways. An internal 32-, 64-,
or 128-bit data interface provides a simple and reliable interface to the MCB.
The MCB can be connected to 4-, 8-, or 16-bit external DRAM. The MCB, in many applications, provides a faster DRAM
interface compared to traditional internal data buses, which are wider and are clocked at a lower frequency. The FPGA logic
interface can be flexibly configured irrespective of the physical memory device. The MCB functionality is not supported in the
-3N speed grade.
Digital Signal Processing—DSP48A1 Slice
DSP applications use many binary multipliers and accumulators, best implemented in dedicated DSP slices. All
Spartan-6 FPGAs have many dedicated, full-custom, low-power DSP slices, combining high speed with small size, while
retaining system design flexibility.
Each DSP48A1 slice consists of a dedicated 18 × 18 bit two's complement multiplier and a 48-bit accumulator, both capable
of operating at up to 390 MHz. The DSP48A1 slice provides extensive pipelining and extension capabilities that enhance
speed and efficiency of many applications, even beyond digital signal processing, such as wide dynamic bus shifters,
memory address generators, wide bus multiplexers, and memory-mapped I/O register files. The accumulator can also be
used as a synchronous up/down counter. The multiplier can perform barrel shifting.
相关PDF资料
PDF描述
GCC31DCMS CONN EDGECARD 62POS .100" WW
SP1008R-332K INDUCTOR PWR SHIELDED 3.30UH SMD
0982660256 CBL 24POS 0.5MM JMPR TYPE D 4"
UP-S6-EMBD-CONN-G KIT EVAL SPARTAN 6
0982660255 CBL 24POS 0.5MM JMPR TYPE A 4"
相关代理商/技术参数
参数描述
UPS701 制造商:UTC-IC 制造商全称:UTC-IC 功能描述:HIGH PERFORMANCE CURRENT MODE POWER SWITCH
UPS702 制造商:UTC-IC 制造商全称:UTC-IC 功能描述:HIGH PERFORMANCE CURRENT MODE POWER SWITCH
UPS702G-D08-T 制造商:UTC-IC 制造商全称:UTC-IC 功能描述:HIGH PERFORMANCE CURRENT MODE POWER SWITCH
UPS702L-D08-T 制造商:UTC-IC 制造商全称:UTC-IC 功能描述:HIGH PERFORMANCE CURRENT MODE POWER SWITCH
UPS703 制造商:UTC-IC 制造商全称:UTC-IC 功能描述:HIGH PERFORMANCE CURRENT MODE POWER SWITCH