- 您现在的位置：买卖IC网 > PDF目录378741 > UPD65804-QFP120P1.2SQ ASIC PDF资料下载
参数资料
| 型号： | UPD65804-QFP120P1.2SQ |
| 英文描述： | ASIC |
| 中文描述： | 专用集成电路 |
| 文件页数： | 12/64页 |
| 文件大小： | 399K |
| 代理商： | UPD65804-QFP120P1.2SQ |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页当前第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页
12
μ
PD64A, 65
Data Sheet U14380EJ2V0DS00
2.8 Arithmetic and Logic Unit (ALU): 4 Bits
The arithmetic and logic unit (ALU), which refers to an arithmetic circuit consisting of 4 bits, executes simple
manipulations with priority given to logical operations.
2.9 Flags
2.9.1 Status flag (F)
Pin and timer statuses can be checked by executing the STTS instruction to check the status flag.
The status flag is set (to 1) in the following cases.
If the condition specified with the operand is met when the STTS instruction has been executed
When STANDBY mode is released.
When the release condition is met at the point of executing the HALT instruction. (In this case, the system
is not placed in STANDBY mode.)
Conversely, the status flag is cleared (to 0) in the following cases:
If the condition specified with the operand is not met when the STTS instruction has been executed.
When the status flag has been set (to 1), the HALT instruction executed, but the release condition is not met
at the point of executing the HALT instruction. (In this case, the system is not placed in STANDBY mode.)
Table 2-1. Conditions for Status Flag (F) To Be Set by STTS Instruction
Operand Value of STTS Instruction
Condition for Status Flag (F) To Be Set
b
3
b
2
b
1
b
0
0
0
0
0
High level is input to at least one of K
I
pins.
0
1
1
High level is input to at least one of K
I
pins.
1
1
0
High level is input to at least one of K
I
pins.
1
0
1
The down counter of the timer is 0.
1
Either of the combinations
of b
2
, b
1
, and b
0
above.
[The following condition is added in addition to the above.]
High level is input to at least one of S
0
, S
1
, and S
2
Note
pins.
Note
The use of STOP mode release for the S
2
pin must be enabled (bit 3 of P4 register is set to 1.)
相关PDF资料 |
PDF描述 |
|---|---|
| UPD65804-QFP160P1.2SQ | ASIC |
| UPD65806 | ASIC |
| UPD65806-QFP100P.63SQ | ASIC |
| UPD65806-QFP100P.7X.9 | ASIC |
| UPD65806-QFP120P.63SQ | ASIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| UPD65804-QFP160P1.2SQ | 制造商:未知厂家 制造商全称:未知厂家 功能描述:ASIC |
| UPD65806 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:ASIC |
| UPD65806-QFP100P.63SQ | 制造商:未知厂家 制造商全称:未知厂家 功能描述:ASIC |
| UPD65806-QFP100P.7X.9 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:ASIC |
| UPD65806-QFP120P.63SQ | 制造商:未知厂家 制造商全称:未知厂家 功能描述:ASIC |
发布紧急采购，3分钟左右您将得到回复。