参数资料
型号: UPD65823-QFP160P1.2SQ
英文描述: ASIC
中文描述: 专用集成电路
文件页数: 41/64页
文件大小: 399K
代理商: UPD65823-QFP160P1.2SQ
41
μ
PD64A, 65
Data Sheet U14380EJ2V0DS00
MOV R0n, A
MOV R1n, A
<1> Instruction code
<2> Cycle count
<3> Function
The accumulator contents are transferred to register Rmn.
:
0 0 1 0 R
4
0 R
3
R
2
R
1
R
0
: 1
: (Rmn)
(A)
m = 0, 1
n = 0 to F
MOV Rn, #data8
<1> Instruction code
:
0 0 1 1 0 0 R
3
R
2
R
1
R
0
:
0 d
7
d
6
d
5
d
4
0 d
3
d
2
d
1
d
0
: 1
: (R1n-R0n)
data8
<2> Cycle count
<3> Function
The immediate data is transferred to the register. Using this instruction, registers operate as register
pairs.
The pair combinations are as follows:
R
0
: R
10
- R
00
R
1
: R
11
- R
01
:
R
E
: R
1E
- R
0E
R
F
: R
1F
- R
0F
Lower column
Higher column
n = 0 to F
MOV Rn, @R0
<1> Instruction code
<2> Cycle count
<3> Function
The program memory contents specified with control register P13 and register pair R
10
-R
00
are
transferred to register pair R1n-R0n. The program memory consists of 10 bits and has the following
state after the transfer to the register.
:
0 0 1 1 1 0 R
3
R
2
R
1
R
0
: 1
: (R1n-R0n)
((P13), R0))
n = 1 to F
b
9
b
8
b
7
b
6
b
5
b
4
b
3
b
2
b
1
b
0
b
9
b
8
b
7
b
6
b
5
b
4
b
3
b
2
b
1
b
0
@R0
R1n
R0n
Program memory
The high-order 2 bits of the program memory address is specified with the control register (P13).
相关PDF资料
PDF描述
UPD65825-QFP120P1.2SQ ASIC
UPD65825-QFP160P1.2SQ ASIC
UPD65826-QFP120P1.2SQ ASIC
UPD65826-QFP160P1.2SQ ASIC
UPD65828-QFP120P1.2SQ ASIC
相关代理商/技术参数
参数描述
UPD65825-QFP120P1.2SQ 制造商:未知厂家 制造商全称:未知厂家 功能描述:ASIC
UPD65825-QFP160P1.2SQ 制造商:未知厂家 制造商全称:未知厂家 功能描述:ASIC
UPD65826-QFP120P1.2SQ 制造商:未知厂家 制造商全称:未知厂家 功能描述:ASIC
UPD65826-QFP160P1.2SQ 制造商:未知厂家 制造商全称:未知厂家 功能描述:ASIC
UPD65828-QFP120P1.2SQ 制造商:未知厂家 制造商全称:未知厂家 功能描述:ASIC