- 您现在的位置：买卖IC网 > PDF目录200645 > UPD70F3302GB-8EU 32-BIT, FLASH, 20 MHz, RISC MICROCONTROLLER, PQFP64 PDF资料下载
参数资料
| 型号： | UPD70F3302GB-8EU |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, FLASH, 20 MHz, RISC MICROCONTROLLER, PQFP64 |
| 封装： | 10 X 10 MM, PLASTIC, LQFP-64 |
| 文件页数： | 4/46页 |
| 文件大小： | 4121K |
| 代理商： | UPD70F3302GB-8EU |
第1页第2页第3页当前第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页
Preliminary User’s Manual U16896EJ1V0UD
12
15.3
Registers ................................................................................................................................... 408
15.4
Operation .................................................................................................................................. 417
15.4.1
Transmission/reception completion interrupt request signal (INTCSI0n) ..................................... 417
15.4.2
Single transfer mode.................................................................................................................... 419
15.4.3
Continuous transfer mode............................................................................................................ 422
15.5
Output Pins ............................................................................................................................... 430
CHAPTER 16 I
2C BUS .......................................................................................................................... 431
16.1
Features .................................................................................................................................... 431
16.2
Configuration............................................................................................................................ 434
16.3
Registers ................................................................................................................................... 436
16.4
Functions .................................................................................................................................. 449
16.4.1
Pin configuration .......................................................................................................................... 449
16.5
I
2C Bus Definitions and Control Methods .............................................................................. 450
16.5.1
Start condition.............................................................................................................................. 450
16.5.2
Addresses.................................................................................................................................... 451
16.5.3
Transfer direction specification .................................................................................................... 451
16.5.4
Acknowledge signal (ACK) .......................................................................................................... 452
16.5.5
Stop condition .............................................................................................................................. 453
16.5.6
Wait signal (WAIT) ....................................................................................................................... 454
16.6
I
2C Interrupt Request Signals (INTIIC0) .................................................................................. 456
16.6.1
Master device operation............................................................................................................... 456
16.6.2
Slave device operation (when receiving slave address data (match with address)) .................... 459
16.6.3
Slave device operation (when receiving extension code) ............................................................ 463
16.6.4
Operation without communication................................................................................................ 467
16.6.5
Arbitration loss operation (operation as slave after arbitration loss) ............................................ 467
16.6.6
Operation when arbitration loss occurs (no communication after arbitration loss) ....................... 469
16.7
Interrupt Request Signal (INTIIC0) Generation Timing and Wait Control........................... 474
16.8
Address Match Detection Method .......................................................................................... 475
16.9
Error Detection ......................................................................................................................... 475
16.10 Extension Code ........................................................................................................................ 476
16.11 Arbitration ................................................................................................................................. 477
16.12 Wakeup Function ..................................................................................................................... 478
16.13 Communication Reservation .................................................................................................. 479
16.13.1 When communication reservation function is enabled (IICF0.IICRSV0 bit = 0) ........................... 479
16.13.2 When communication reservation function is disabled (IICF0.IICRSV0 bit = 1) .......................... 482
16.14 Cautions .................................................................................................................................... 483
16.15 Communication Operations .................................................................................................... 483
16.15.1 Master operation 1 ....................................................................................................................... 483
16.15.2 Master operation 2 ....................................................................................................................... 485
16.15.3 Slave operation............................................................................................................................ 486
16.16 Timing of Data Communication .............................................................................................. 489
CHAPTER 17 INTERRUPT/EXCEPTION PROCESSING FUNCTION............................................... 496
17.1
Overview ................................................................................................................................... 496
17.1.1
Features....................................................................................................................................... 496
17.2
Non-Maskable Interrupts ......................................................................................................... 499
17.2.1
Operation ..................................................................................................................................... 502
相关PDF资料 |
PDF描述 |
|---|---|
| UPD70F3302GK-9ET | 32-BIT, FLASH, 20 MHz, RISC MICROCONTROLLER, PQFP64 |
| UPD70F3302YGK-9ET | 32-BIT, FLASH, 20 MHz, RISC MICROCONTROLLER, PQFP64 |
| UPD70F3306GC-8BT | 32-BIT, FLASH, 20 MHz, RISC MICROCONTROLLER, PQFP80 |
| UPD70F3345GJ(A)-GAE-AX | 32-BIT, FLASH, 32 MHz, RISC MICROCONTROLLER, PQFP144 |
| UPD70F3357GJ(A)-GAE-AX | 32-BIT, FLASH, 32 MHz, RISC MICROCONTROLLER, PQFP144 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| UPD70F3306GK-9EU-A | 制造商:Renesas Electronics 功能描述:V850ES 20MHz 制造商:Renesas Electronics 功能描述:V850ES 20MHz Cut Tape |
| UPD70F3306YGK-9EU-A | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD70F3308GK-9EU-A | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD70F3313GC-8EU-A | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD70F3313YGC-8EA-A | 制造商:Renesas Electronics Corporation 功能描述: |
发布紧急采购，3分钟左右您将得到回复。