- 您现在的位置：买卖IC网 > PDF目录225498 > V436632R24VXTG-10PCL (MOSEL-VITELIC) 32M X 64 SYNCHRONOUS DRAM MODULE, 6 ns, DMA168 PDF资料下载
参数资料
| 型号： | V436632R24VXTG-10PCL |
| 厂商： | MOSEL-VITELIC |
| 元件分类： | DRAM |
| 英文描述： | 32M X 64 SYNCHRONOUS DRAM MODULE, 6 ns, DMA168 |
| 封装： | DIMM-168 |
| 文件页数： | 12/12页 |
| 文件大小： | 380K |
| 代理商： | V436632R24VXTG-10PCL |
MOSEL VITELIC
V436632R24V(L)
9
V436632R24V(L) Rev.1.0 October 2001
Notes:
1.
The specified values are valid when addresses are changed no more than once during tCK(min.) and when No
Operation commands are registered on every rising clock edge during tRC(min). Values are shown per module
bank.
2.
The specified values are valid when data inputs (DQ’s) are stable during tRC(min.).
3.
All AC characteristics are shown for device level.
An initial pause of 100
s is required after power-up, then a Precharge All Banks command must be given followed
by 8 Auto Refresh (CBR) cycles before the Mode Register Set Operation can begin.
4.
AC timing tests have VIL =0.4V and VIH = 2.4V with the timing referenced to the 1.4V crossover point. The transition
time is measured between VIH and VIL. All AC measurements assume tT = 1 ns with the AC output load circuit
shown. Specific tac and toh parameters are measured with a 50 pF only, without any resistive termination and with
a input signal of 1V / ns edge rate between 0.8V and 2.0V.
5.
If clock rising time is longer than 1 ns, a time (tT/2 -0.5) ns has to be added to this parameter.
6.
Rated at 1.5V
7.
If tT is longer than 1 ns, a time (tT -1) ns has to be added to this parameter.
8.
Any time that the refresh Period has been exceeded, a minimum of two Auto (CBR) Refresh commands must be
given to “wake-up” the device.
9.
Self Refresh Exit is a synchronous operation and begins on the 2nd positive clock edge after CKE returns high.
Self Refresh Exit is not complete until a time period equal to tRC is satisfied once the Self Refresh Exit command
is registered.
10.
Referenced to the time which the output achieves the open circuit condition, not to output voltage levels.
11.
tDAL is equivalent to tDPL +tRP.
1.4V
tSETUP
tHOLD
tAC
tLZ
tOH
tHZ
CLOCK
INPUT
OUTPUT
50 pF
I/O
Z=50 Ohm
+1.4 V
50 Ohm
2.4V
0.4V
tT
tCL
tCH
I/O
Measurement conditions for
tac and toh
50 pF
相关PDF资料 |
PDF描述 |
|---|---|
| V437332S04VATG-10PC | 32M X 72 SYNCHRONOUS DRAM MODULE, 6 ns, DMA168 |
| V45594-A8545-B200 | INTERCONNECTION DEVICE |
| V45594-A8545-D100 | INTERCONNECTION DEVICE |
| V45594-A8545-H300 | INTERCONNECTION DEVICE |
| V45594-A4515-D250 | INTERCONNECTION DEVICE |
相关代理商/技术参数 |
参数描述 |
|---|---|
| V436632R24VXTG-75L | 制造商:MOSEL 制造商全称:MOSEL 功能描述:3.3 VOLT 32M x 64 LOW PROFILE UNBUFFERED SDRAM MODULE |
| V436632R24VXTG-75PCL | 制造商:MOSEL 制造商全称:MOSEL 功能描述:3.3 VOLT 32M x 64 LOW PROFILE UNBUFFERED SDRAM MODULE |
| V436632S24V | 制造商:MOSEL 制造商全称:MOSEL 功能描述:3.3 VOLT 32M x 64 HIGH PERFORMANCE PC133 UNBUFFERED SDRAM MODULE |
| V436632S24VXTG-10PC | 制造商:MOSEL 制造商全称:MOSEL 功能描述:3.3 VOLT 32M x 64 HIGH PERFORMANCE PC133 UNBUFFERED SDRAM MODULE |
| V436632S24VXTG-75 | 制造商:MOSEL 制造商全称:MOSEL 功能描述:3.3 VOLT 32M x 64 HIGH PERFORMANCE PC133 UNBUFFERED SDRAM MODULE |
发布紧急采购，3分钟左右您将得到回复。