参数资料
型号: V62C3802096LL-85VI
厂商: MOSEL-VITELIC
元件分类: SRAM
英文描述: 256K X 8 STANDARD SRAM, 85 ns, PDSO32
封装: 8 X 13.40 MM, PLASTIC, STSOP-32
文件页数: 10/12页
文件大小: 105K
代理商: V62C3802096LL-85VI
Parameter
Symbol
-35
-45
Unit
Note
Read Cycle Time
tRC
35
-
45
-
ns
Address Access Time
tAA
-
35
-
45
ns
Chip Enable Access Time
tACE
-
35
-
45
ns
Output Enable Access Time
tOE
-
20
-
20
ns
OutputHold fromAddress Change
tOH
5
-
5
-
ns
Chip Enable to Output in Low-Z
tCLZ
5
-
5
-
ns
4,5
Chip Disable to Output in High-Z
tCHZ
-
20
-
25
ns
4,5
Output Enable to Output in Low-Z
tOLZ
5
-
5
-
ns
4,5
Output Disable to Output in High-Z
tOHZ
-
15
-
20
ns
4,5
Power-Up Time
tPU
0
-
0
-
ns
5
Power-Down Time
tPD
-
35
-
45
ns
5
Read Cycle (3,9) (Vcc = 2.7 to3.3V, Gnd = 0V, TA = 0
0C to +700C / -400C to +850C)
Write Cycle (3,11) (Vcc = 2.7 to 3.3V, Gnd = 0V, TA = 00C to +700C / -400C to +850C)
Parameter
Symbol
-35
-45
Unit
Note
Write Cycle Time
tWC
35
-
45
-
ns
Chip Enable to Write End
tCW
30
-
40
-
ns
Address Setup to Write End
tAW
30
-
40
-
ns
Address Setup Time
tAS
0
-
0
-
ns
Write Pulse Width
tWP
30
-
35
-
ns
Write Recovering Time
tWR
0
-
0
-
ns
Data Valid to Write End
tDW
20
-
25
-
ns
Data Hold Time
tDH
0
-
0
-
ns
Write Enable to Output in High-Z
tWZ
-
20
-
25
ns
4,5
Output Active from Write End
tOW
5
-
5
-
ns
4,5
Min Max Min Max
7
Min Max Min Max
V62C3802096L(L)
REV. 1.1 April 2001 V62C3802096L(L)
相关PDF资料
PDF描述
V58C2128164SBLJ7 8M X 16 DDR DRAM, 0.75 ns, PBGA60
V827432U24SAIX-B0 32M X 72 DDR DRAM MODULE, 0.75 ns, DMA184
V827432U24SATGB0 32M X 72 DDR DRAM MODULE, 0.75 ns, DMA184
V54C3256164VDC7PC 16M X 16 SYNCHRONOUS DRAM, 5.4 ns, PBGA54
V54C3256164VDUK7 16M X 16 SYNCHRONOUS DRAM, 5.4 ns, PBGA54
相关代理商/技术参数
参数描述
V62C511A-A3000 制造商:未知厂家 制造商全称:未知厂家 功能描述:VALVE 5/2 SOL/SOL
V62C513A-A2000 制造商:未知厂家 制造商全称:未知厂家 功能描述:VALVE 5/2 SOL/SPRING 3/8
V62C5181024 制造商:MOSEL 制造商全称:MOSEL 功能描述:128K X 8 STATIC RAM
V62C5181024-1 制造商:MOSEL 制造商全称:MOSEL 功能描述:128K X 8 STATIC RAM
V62C5181024L-35P 制造商:MOSEL 制造商全称:MOSEL 功能描述:128K X 8 STATIC RAM